



## **SanDisk Industrial Grade ATA**

**—CompactFlash, PC Card, and FlashDrive—**

---

### **Product Manual**

Version 2.5

Document No. 80-36-00208

December 2003

#### **SanDisk Corporation**

Corporate Headquarters • 140 Caspian Court • Sunnyvale, CA 94089

Phone (408) 542-0500 • Fax (408) 542-0503

[www.sandisk.com](http://www.sandisk.com)

*SanDisk® Corporation general policy does not recommend the use of its products in life support applications where in a failure or malfunction of the product may directly threaten life or injury. Per SanDisk Terms and Conditions of Sale, the user of SanDisk products in life support applications assumes all risk of such use and indemnifies SanDisk against all damages. See “Limited Warranty” and “Disclaimer of Liability.”*

*This document is for information use only and is subject to change without prior notice. SanDisk Corporation assumes no responsibility for any errors that may appear in this document, nor for incidental or consequential damages resulting from the furnishing, performance or use of this material. No part of this document may be reproduced, transmitted, transcribed, stored in a retrievable manner or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written consent of an officer of SanDisk Corporation.*

*All parts of the SanDisk documentation are protected by copyright law and all rights are reserved.*

*SanDisk and the SanDisk logo are registered trademarks of SanDisk Corporation. CompactFlash is a U.S. registered trademark of SanDisk Corporation.*

*Product names mentioned herein are for identification purposes only and may be trademarks and/or registered trademarks of their respective companies.*

*© 2003 SanDisk Corporation. All rights reserved.*

*SanDisk products are covered or licensed under one or more of the following U.S. Patent Nos. 5,070,032; 5,095,344; 5,168,465; 5,172,338; 5,198,380; 5,200,959; 5,268,318; 5,268,870; 5,272,669; 5,418,752; 5,602,987. Other U.S. and foreign patents awarded and pending.*

*Lit. No. 80-36-00208 Rev. 2.5 12/2003 Printed in U.S.A.*

#### *Revision History*

- Revision 1—initial release*
- Revision 2—editorial changes*
- Revision 2.1—minor edits*
- Revision 2.2—eliminated various capacities*
- Revision 2.3—corrected values in Table 2-2*
- Revision 2.4—revised Table 2-2, 2-3; added footnote to specific tables*
- Revision 2.5—revised section 3.3.5, figure 3-1, and table 2-2*

# Table of Contents

1. Introduction to Industrial Grade Flash Storage Products.....	1
1.1. Scope.....	2
1.2. Product Models.....	2
1.3. System Features.....	2
1.4. CompactFlash Specification.....	3
1.5. PCMCIA Standard.....	3
1.6. ATA Specification.....	3
1.7. Functional Description.....	3
1.7.1. Technology Independence.....	4
1.7.2. Defect and Error Management.....	4
1.7.3. Wear Leveling.....	4
1.7.4. Using the Erase Sector and Write without Erase Commands.....	4
1.7.5. Automatic Sleep Mode.....	4
1.7.6. Dynamic Adjustment of Performance versus Power Consumption.....	5
1.7.7. Power Supply Requirements.....	5
2. Product Specifications.....	7
2.1. System Environmental Specifications.....	7
2.2. System Power Requirements.....	7
2.3. System Performance.....	8
2.4. System Reliability.....	8
2.5. Physical Specifications.....	9
2.5.1. CompactFlash Physical Specifications.....	9
2.5.2. PC Card Physical Specifications.....	11
2.5.3. FlashDrive Physical Specifications.....	12
2.6. Capacity Specifications.....	13
2.6.1. CompactFlash Capacity Specifications.....	13
2.6.2. PC Card/FlashDrive Capacity Specifications.....	13
3. Interface Description.....	15
3.1. PC Card Pin Assignments and Pin Type.....	15
3.1.1. CF Pin Assignments and Pin Type.....	17
3.1.2. FlashDrive Pin Assignments and Pin Type.....	18
3.2. Electrical Description.....	19
3.3. Electrical Specification.....	23
3.3.1. Input Leakage Control.....	23
3.3.2. Input Characteristics.....	24
3.3.3. Output Drive Type.....	24
3.3.4. Output Drive Characteristics.....	24
3.3.5. Power-up/Power-down Timing.....	25
3.3.6. Common Memory Read Timing.....	27
3.3.7. Common and Attribute Memory Write Timing.....	27
3.3.8. Attribute Memory Read Timing Specification.....	28
3.3.9. Memory Timing Diagrams.....	28
3.3.10. I/O Read (Input) Timing Specification.....	31
3.3.11. I/O Write (Output) Timing Specification.....	32
3.3.12. True IDE Mode.....	33
3.3.12.1. De-skewing.....	33
3.3.12.2. PIO Transfer Timing.....	33

3.3.12.3. Multiword DMA Data Transfer Timing.....	36
3.4. Card Configuration.....	38
3.4.1. Attribute Memory Function.....	39
3.4.2. Configuration Option Register (Address 200h in Attribute Memory) .....	40
3.4.3. Card Configuration and Status Register (Address 202h in Attribute Memory) .....	40
3.4.4. Pin Replacement Register (Address 204h in Attribute Memory).....	41
3.4.5. Socket and Copy Register (Address 206h in Attribute Memory).....	42
3.5. I/O Transfer Function.....	42
3.6. Common Memory Transfer Function.....	43
3.7. True IDE Mode I/O Transfer Function.....	43
4. ATA Drive Register Set Definition and Protocol.....	47
4.1. I/O Primary and Secondary Address Configurations .....	47
4.2. Contiguous I/O Mapped Addressing .....	48
4.3. Memory Mapped Addressing .....	49
4.4. True IDE Mode Addressing .....	50
4.5. ATA Registers.....	50
4.5.1. Data Register (Address—1F0[170]; Offset 0, 8, 9).....	50
4.5.2. Error Register (Address—1F1[171]; Offset 1, 0Dh Read Only).....	51
4.5.3. Feature Register (Address—1F1[171]; Offset 1, 0Dh Write Only).....	51
4.5.4. Sector Count Register (Address—1F2[172]; Offset 2) .....	51
4.5.5. Sector Number (LBA 7-0) Register (Address—1F3[173]; Offset 3).....	52
4.5.6. Cylinder Low (LBA 15-8) Register (Address—1F4[174]; Offset 4).....	52
4.5.7. Cylinder High (LBA 23-16) Register (Address—1F5[175]; Offset 5) .....	52
4.5.8. Drive/Head (LBA 27-24) Register (Address 1F6[176]; Offset 6).....	52
4.5.9. Status and Alternate Status Registers (Address 1F7[177] and 3F6[376]; Offsets 7 and Eh) ..	53
4.5.10. Device Control Register (Address—3F6[376]; Offset Eh) .....	53
4.5.11. Card (Drive) Address Register (Address 3F7[377]; Offset Fh) .....	54
5. ATA Command Description.....	55
5.1. ATA Command Set.....	55
5.1.1. Check Power Mode—98H, E5H.....	56
5.1.2. Execute Drive Diagnostic—90H.....	57
5.1.3. Erase Sector(s)—C0H.....	57
5.1.4. Format Track—50H.....	58
5.1.5. Identify Drive—ECH.....	58
5.1.5.1. Word 0: General Configuration .....	60
5.1.5.2. Word 1: Default Number of Cylinders.....	60
5.1.5.3. Word 3: Default Number of Heads .....	60
5.1.5.4. Word 4: Number of Unformatted Bytes per Track .....	60
5.1.5.5. Word 5: Number of Unformatted Bytes per Sector .....	60
5.1.5.6. Word 6: Default Number of Sectors per Track .....	60
5.1.5.7. Words 7-8: Number of Sectors per Card.....	60
5.1.5.8. Words 10-19: Memory Card Serial Number.....	60
5.1.5.9. Word 20: Buffer Type.....	61
5.1.5.10. Word 21: Buffer Size .....	61
5.1.5.11. Word 22: ECC Count.....	61
5.1.5.12. Words 23-26: Firmware Revision.....	61
5.1.5.13. Words 27-46: Model Number .....	61
5.1.5.14. Word 47: Read/Write Multiple Sector Count.....	61
5.1.5.15. Word 48: Double Word Support.....	61
5.1.5.16. Word 49: Capabilities .....	61
5.1.5.17. Word 51: PIO Data Transfer Cycle Timing Mode.....	62
5.1.5.18. Word 52: Single Word DMA Data Transfer Cycle Timing Mode.....	62

5.1.5.19. Word 53: Translation Parameters Valid.....	62
5.1.5.20. Words 54-56: Current Number of Cylinders, Heads, Sectors/Track.....	62
5.1.5.21. Words 57-58: Current Capacity .....	62
5.1.5.22. Word 59: Multiple Sector Setting .....	62
5.1.5.23. Words 60-61: Total Sectors Addressable in LBA Mode.....	63
5.1.5.24. Word 64: Advanced PIO Transfer Modes Supported .....	63
5.1.5.25. Word 65: Minimum Multiword DMA Transfer Cycle Time per Word.....	63
5.1.5.26. Word 66: Recommended Multiword DMA Cycle Time.....	63
5.1.5.27. Word 67: Minimum PIO Transfer Cycle Time Without Flow Control.....	63
5.1.5.28. Word 68: Minimum PIO Transfer Cycle Time With Flow Control.....	63
5.1.6. Idle—97H, E3H .....	64
5.1.7. Idle Immediate—95H, E1H .....	64
5.1.8. Initialize Drive Parameters—91H .....	65
5.1.9. Read Buffer—E4H.....	65
5.1.10. Read DMA Command—C8H, C9H.....	66
5.1.11. Read Multiple—C4H .....	66
5.1.12. Read Long Sector—22H, 23H .....	67
5.1.13. Read Sector(s)—20H, 21H.....	68
5.1.14. Read Verify Sector(s)—40H, 41H .....	68
5.1.15. Recalibrate—1XH.....	69
5.1.16. Request Sense—03H.....	69
5.1.17. Seek—7XH .....	70
5.1.18. Set Features—EFH.....	71
5.1.19. Set Multiple Mode—C6H .....	72
5.1.20. Set Sleep Mode- 99H, E6H .....	72
5.1.21. Standby—96H, E2H.....	73
5.1.22. Standby Immediate—94H, E0H.....	73
5.1.23. Translate Sector—87H.....	74
5.1.24. Wear Level—F5H .....	75
5.1.25. Write Buffer—E8H .....	75
5.1.26. Write DMA Command—CAH, CBH .....	76
5.1.27. Write Long Sector—32H, 33H .....	76
5.1.28. Write Multiple Command—C5H.....	77
5.1.29. Write Multiple without Erase—CDH.....	78
5.1.30. Write Sector(s)—30H, 31H.....	78
5.1.31. Write Sector(s) without Erase—38H.....	79
5.1.32. Write Verify Sector(s)—3CH .....	79
5.2. Error Posting .....	80
6. CIS Description .....	83
Appendix A. Ordering Information .....	94
A.1. CompactFlash Memory Card.....	95
A.2. Type II PC Card .....	95
A.3. IDE FlashDrive.....	95
A.4. SanDisk Readers.....	95
A.5. CompactFlash Memory Card Evaluation Kit .....	96
A.6. SanDisk FlashDisk Evaluation Kit .....	96
Appendix B. Technical Support Services.....	97
B.1. Direct SanDisk Technical Support .....	97
B.2. SanDisk Worldwide Web Site .....	97

Appendix C. SanDisk Worldwide Sales Offices ..... 98

Appendix D. Limited Warranty..... 99

Appendix E. Disclaimer of Liability..... 101

# 1. Introduction to Industrial Grade Flash Storage Products

The SanDisk CompactFlash® Memory Card (CF), PC Card, and FlashDrive products provide high capacity solid-state flash memory that electrically complies with the Personal Computer Memory Card International Association (PCMCIA) ATA (PC Card ATA) standard. (In Japan, the applicable standards group is JEIDA.) The CompactFlash and PCMCIA cards support True IDE Mode that is electrically compatible with an IDE disk drive. The original CF form factor card can be used in any system that has a CF slot, and with a Type II PCMCIA adapter can be used in any system that has a PCMCIA Type II or Type III socket.

Designed to replace traditional rotating disk drives, SanDisk FlashDrives are embedded solid-state data storage systems for mobile computing and the industrial work place. The 2.5-inch FlashDrives (model SD25B) are compatible with 2.5-inch form factor disk drives. These FlashDrives feature an extremely lightweight, reliable, low-profile form factor.

All Industrial Grade ATA Flash Storage products use SanDisk Flash memory and are designed by SanDisk specifically for use in mass storage applications. In addition to the mass storage specific Flash memory chips, the Industrial ATA products include an on-card intelligent controller that provides a high level interface to the host computer. This interface allows a host computer to issue commands to the memory card to read or write blocks of memory. The host addresses the card in 512 byte sectors. Each sector is protected by a powerful Error Correcting Code (ECC).

The Industrial ATA product's on-card intelligent controller manages interface protocols, data storage and retrieval as well as ECC, defect handling and diagnostics, power management, and clock control. Once the Industrial ATA product has been configured by the host, it appears to the host as a standard ATA (IDE) disk drive. Additional ATA commands have been provided to enhance system performance.

Figure 1-1 is a system block diagram; see Section 2 for detailed specifications.




Figure 1-1. System Block Diagram

---

---

## **1.1. Scope**

This document describes the key features and specifications of Industrial Grade CompactFlash Memory, PCMCIA, and FlashDrive products, as well as the information required to interface this product to a host system. Retail CompactFlash specifications are not covered in this manual.

This manual describes specific characteristics of SanDisk CompactFlash, PC Cards, and Flash Drives. When designing host systems, SanDisk strongly recommends conforming to the specifications of the appropriate industry standards (CFA, PCMCIA or ATA specification) as SanDisk specifications may vary with the introduction of new technologies. SanDisk always guarantees that our products will meet the appropriate industry specification.

---

## **1.2. Product Models**

The Industrial Product line includes various capacity flash cards in the CompactFlash (SDCFB), PCMCIA (SDP3B) and FlashDrive (SD25B) form factors. These cards are also offered for extended temperature range operation (SDCFBI, SDP3BI and SD25BI). CompactFlash, PCMCIA and FlashDrive products are referred to as “cards” throughout this manual even though FlashDrive products are non-removable.

---

## **1.3. System Features**

The Industrial ATA products provide the following system features:

- Up to 1 GB of mass storage data for CompactFlash; 4 GB for PCMCIA and FlashDrive
- PC Card ATA protocol compatible
- True IDE Mode compatible
- Very low CMOS power
- Very high performance
- Very rugged
- Low weight
- Noiseless
- Low Profile
- +5 Volts or +3.3 Volts operation
- Automatic error correction and retry capabilities
- Supports power down commands and sleep modes
- Non-volatile storage (no battery required)
- MTBF >3,000,000 hours
- Minimum 10,000 insertions
- Standard Temperature versions (SDCFB, SD3PB, SD25B Series) and Extended Temperature versions (SDCFBI, SDP3BI, SD25BI Series)



---

---

## **1.4. CompactFlash Specification**

CompactFlash Memory Cards are fully compatible with the CompactFlash Specification Rev. 2.0 and will be compatible with Revision 2.1 published by the CompactFlash Association. Contact the CompactFlash Association for more information:

CompactFlash Association  
P.O. Box 51537  
Palo Alto, CA 94303  
USA  
Phone: 415-843-1220  
FAX: 415-493-1871  
www.compactflash.org

---

## **1.5. PCMCIA Standard**

CompactFlash Memory Cards are fully electrically compatible with the following PCMCIA specifications:

- *PCMCIA PC Card Standard, 7.0, February 1999*
- *PCMCIA PC Card ATA Specification, 7.0, February 1999*

These specifications may be obtained from:

PCMCIA  
2635 North First St., Ste. 209  
San Jose, CA 95131  
USA  
Phone: 408-433-2273  
FAX: 408-433-9558

---

## **1.6. ATA Specification**

PC Cards are fully compatible with the ATA Specification published by ANSI:

*American National Standard X3.221: AT Attachment Interface for Disk Drives*

This document can be ordered from Global Engineering Documents by calling 1-800-854-7179.

---

## **1.7. Functional Description**

Industrial ATA products contain a high level, intelligent subsystem as shown in Figure 1-1. This intelligent (microprocessor) subsystem provides many capabilities not found in other types of memory cards. These capabilities include the following:

- Standard ATA register and command set (same as found on most magnetic disk drives).
- Host independence from details of erasing and programming flash memory.
- Sophisticated system for managing defects (analogous to systems found in magnetic disk drives).
- Sophisticated system for error recovery including a powerful error correction code (ECC).
- Power management for low power operation.

---

---

### **1.7.1. Technology Independence**

The 512-byte sector size of the Industrial ATA product is the same as that in an IDE magnetic disk drive. To write or read a sector (or multiple sectors), the host computer software simply issues a Read or Write command to the card. This command contains the address and the number of sectors to write/read. The host software then waits for the command to complete. The host software does not get involved in the details of how the flash memory is erased, programmed or read. This is extremely important as flash devices are expected to get more and more complex in the future. Since the card uses an intelligent on-board controller, the host system software will not require changing as new flash memory evolves. In other words, systems that support the Industrial ATA products today will be able to access future SanDisk cards built with new flash technology without having to update or change host software.

---

### **1.7.2. Defect and Error Management**

Industrial ATA products contain a sophisticated defect and error management system. This system is analogous to the systems found in magnetic disk drives and in many cases offers enhancements. If necessary the cards will rewrite data from a defective sector to a good sector. This is completely transparent to the host and does not consume any user data space.

The soft error rate for Industrial ATA products is much lower than the magnetic disk drive specification. In the extremely rare case a read error does occur, the card has innovative algorithms to recover the data.

These defect and error management systems, coupled with the solid-state construction, give SanDisk Industrial ATA products unparalleled reliability.

---

### **1.7.3. Wear Leveling**

Wear Leveling is an intrinsic part of the operation of SanDisk products using NAND memory. The CF WEAR LEVEL command is supported as a NOP operation to maintain backward compatibility with existing software utilities.

---

### **1.7.4. Using the Erase Sector and Write without Erase Commands**

SanDisk Industrial ATA products support the ERASE SECTOR and WRITE WITHOUT ERASE commands. In some applications, write operations may be faster if the addresses being written are first erased with the ERASE SECTORS command. WRITE WITHOUT ERASE behaves as a normal write command and no performance gain results from its use.

---

### **1.7.5. Automatic Sleep Mode**

A unique feature of the SanDisk CompactFlash Memory card (and other SanDisk products) is automatic entrance and exit from sleep mode. Upon completion of a command, the card will enter sleep mode to conserve power if no further commands are received within 5 msec. The host does not have to take any action for this to occur. In most systems, the card is in sleep mode except when the host is accessing it, thus conserving power. Note that the delay from command completion to entering sleep mode can be adjusted.

---

---

When the host is ready to access the card and it is in sleep mode, any command issued to the card will cause it to exit sleep and respond. The host does not have to follow the ATA protocol of issuing a reset first. It may do this if desired, but it is not needed. By not issuing the reset, performance is improved through the reduction of overhead but this must be done only for the SanDisk product as other ATA products may not support this feature.

---

### **1.7.6. Dynamic Adjustment of Performance versus Power Consumption**

This feature is no longer supported. This command will be treated as a NOP (No Operation) to guarantee backward compatibility.

---

### **1.7.7. Power Supply Requirements**

This is a dual voltage product, which means it will operate at a voltage range of 3.30 volts  $\pm$  10% or 5.00 volts  $\pm$  10%. Per the PCMCIA specification Section 2.1.1, the host system must apply 0 volts in order to change a voltage range. This same procedure of providing 0 volts to the card is required if the host system applies an input voltage outside the desired voltage by more than 15%. This means less than 4.25 volts for the 5.00 volt range and less than 2.75 volts for the 3.30 volt range.

---

*This page intentionally left blank.*

## 2. Product Specifications

For all the following specifications, values are defined at ambient temperature and nominal supply voltage unless otherwise stated.

### 2.1. System Environmental Specifications

Table 2-1. Environmental Specifications

		Standard Temp. Products (SDCFB, SDP3B, SD25B)	Extended Temp. Product (SDCFBI, SDP3BI, SD25BI)
Temperature	Operating: Non-Operating:	0° C to 70° C -25° C to 85° C	-40° C to 85° C -50° C to 100° C
Humidity	Operating & Non-Operating:	8% to 95%, non-condensing	8% to 95%, non-condensing
Acoustic Noise		0 dB	0 dB
Vibration	Operating & Non-Operating:	SDCFB and SDP3B 30 G peak-to-peak maximum SD25B 15 G peak-to-peak maximum	SDCFB and SDP3B 30 G peak-to-peak maximum SD25B 15 G peak-to-peak maximum
Shock	Operating & Non-Operating:	3,000 G maximum SDCFB 2,000 G maximum SDP3B 1,000 G maximum SD25B	3,000 G maximum SDCFB 2,000 G maximum SDP3B 1,000 G maximum SD25B
Altitude (relative to sea level)	Operating & Non-Operating:	80,000 feet maximum	80,000 feet maximum

### 2.2. System Power Requirements

Table 2-2. Power Requirements

		Standard Temp. Products (SDCFB, SDP3B)		Extended Temp. Product (SDCFBI, SDP3BI)	
DC Input Voltage (VCC) 100 mV max. ripple (p-p)		3.3V ±10%	5V ± 10%	3.3V ±10%	5V ±10%
Average Value See Notes below	up to 512MB Sleep	300 µA	500 µA	300 µA	500 µA
	over 512 MB Sleep	600 µA	700 µA	600 µA	700 µA
	Reading	40 mA	45 mA	40 mA	45 mA
	Writing	55 mA	60 mA	55 mA	60 mA
	Read/Write Peak	100 mA	100 mA	100 mA	100 mA

NOTES: All values quoted are typical at 25° C and nominal supply voltage.

Sleep mode currently is specified under the condition that all card inputs are static CMOS levels and in a “Not Busy“ operating state.

---

---

## 2.3. System Performance

All performance timings assume the card controller is in the default (i.e., fastest) mode.

**Table 2-3. Performance**

<b>Controller Overhead</b>	<b>Command to DRQ</b>	
	-Sleep to write -Sleep to read	2.5 msec maximum 20 msec maximum
	<b>Reset to ready</b>	50 msec typical 400 msec maximum
<b>Data Transfer Rate To/From Flash</b>		20.0 MB/sec burst
<b>Data Transfer Rate To/From Host</b>		16.0 MB/sec burst
<b>Maximum Performance</b>	Sequential Read	11.5 MB/sec
	Sequential Write	9 MB/sec

**NOTE:** The sleep-to-write and sleep-to-read times are the times it takes the card to exit sleep mode when any command is issued by the host to when the card is reading or writing. SanDisk Industrial ATA products do not require a reset to exit sleep mode. See Section 1.7.5.

---

---

## 2.4. System Reliability

**Table 2-4. Reliability**

MTBF (@ 25°C)	>3,000,000 hours
Preventive Maintenance	None
Data Reliability	<1 non-recoverable error in $10^{14}$ bits read <1 erroneous correction in $10^{20}$ bits read
Endurance: SDCFB, SDP3B SD25B	Standard Temperature >2,000,000 erase/program cycles <sup>1</sup>
SDCFBI, SDP3BI SD25BI	Extended Temperature >600,000 erase/program cycles <sup>1</sup>

---


<sup>1</sup> Specification dependent on final memory qualification data.



Table 2-6 lists the CompactFlash Memory Card PC Card Adapter physical specifications and Figure 2-2 shows CompactFlash Memory Card PC Card Adapter dimensions.

**Table 2-6. Adapter Physical Specifications**

	CF Adapter
Weight:	33 g (1.16 oz) typical
Length:	85.6 ± 0.20 mm (3.370 ± .008 in)
Width:	54.0 ± 0.10 mm (2.126 ± .004 in)
Thickness:	5.0 mm Max (0.1968 in)



**Figure 2-2. CompactFlash Memory Card Adapter Dimensions**




## 2.5.2. PC Card Physical Specifications

Table 2-7 shows the PC Card Type II physical specifications. See Figure 2-3 for PC Card dimensions.

**Table 2-7. PC Card Physical Specifications**

	PC Card
Weight:	43 g. (1.52 oz.) maximum
Length:	$85.6 \pm 0.20$ mm ( $3.370 \pm .008$ in.)
Width:	$54.0 \pm 0.10$ mm ( $2.126 \pm .004$ in.)
Thickness:	5.0 mm max. (.1968 in.)



**Figure 2-3. PC Card Type II Dimensions**



---

---

## 2.6. Capacity Specifications

The following sections provide capacity specifications for PC Card/FlashDrive and CompactFlash products.

---

### 2.6.1. CompactFlash Capacity Specifications

Table 2-9 shows the specific capacity for the various models and the default number of heads, sectors/track and cylinders.

**Table 2-9. Model Capacities**

Model No.	Capacity	Capacity (formatted)	Sectors/Card (Max LBA+1)	No. of Heads	No. of Sectors/Track	No. of Cylinders
SDCFB(I)-16	16 MB	16,056,320 bytes	31,360	2	32	490
SDCFB(I)-32	32 MB	32,112,640 bytes	62,720	4	32	490
SDCFB(I)-64	64 MB	64,225,280 bytes	125,440	8	32	490
SDCFB(I)-128	128 MB	128,450,560 bytes	250,880	8	32	980
SDCFB(I)-256	256 MB	256,901,120 bytes	501,760	16	32	980
SDCFB(I)-384	384 MB	384,491,520 bytes	750,960	16	63	745
SDCFB(I)-512	512 MB	512,483,328 bytes	1,000,944	16	63	993
SDCFB(I)-1024	1 GB	1,024,966,656	2,001,888	16	63	1,986

**NOTE:** Capacities vary by sales channel. Table 2-9 also applies to SDCFBI.

---

### 2.6.2. PC Card/FlashDrive Capacity Specifications

Table 2-10 shows the specific capacity for the various models and the default number of heads, sectors/track and cylinders.

**Table 2-10 Model Capacities**

Model Number	Capacity (formatted)	Sectors/Card (Max LBA+1)	No. of Heads	No. of Sectors/Track	No. of Cylinders
SDP3B(I) -16	16,056,320 bytes	31,360	2	32	490
SDP3B(I)/SD25B(I)-32	32,112,640 bytes	62,720	4	32	490
SDP3B(I)/SD25B(I)-64	64,225,280 bytes	125,440	8	32	490
SDP3B(I)/SD25B(I)-128	128,450,560 bytes	250,880	8	32	980
SDP3B(I)/SD25B(I)-256	256,901,120 bytes	501,760	16	32	980
SDP3B(I)-384	384,491,520 bytes	750,960	16	63	745
SDP3B(I)/SD25B(I)-512	512,483,328 bytes	1,000,944	16	63	993
SDP3B(I)/SD25B(I)-1024	1,024,966,656 bytes	2,001,888	16	63	1,986
SDP3B(I)/SD25B(I)-2048	2,048,901,120 bytes	4,001,760	16	63	3,970
SDP3B(I)/SD25B(I)-4096	4,097,802, 240 bytes	8,003,520	16	63	7,964

**NOTE:** Capacities vary by sales channel. Table 2-10 also applies to SDP3BI/SD25BI.

---

*This page intentionally left blank.*

## 3. Interface Description

The following sections provide detailed information on the Industrial ATA product interface.

### 3.1. PC Card Pin Assignments and Pin Type

The signal/pin assignments are listed in Table 3-1. Low active signals have a “-” prefix. Pin types are Input, Output or Input/Output.

Table 3-1. PC Card Pin Assignments and Pin Type

PC Card Memory Mode				PC Card I/O Mode				True IDE Mode			
Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type	Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type	Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type
1	GND		Ground	1	GND		Ground	1	GND		Ground
2	D03	I/O	I1Z,OZ3	2	D03	I/O	I1Z,OZ3	2	D03	I/O	I1Z,OZ3
3	D04	I/O	I1Z,OZ3	3	D04	I/O	I1Z,OZ3	3	D04	I/O	I1Z,OZ3
4	D05	I/O	I1Z,OZ3	4	D05	I/O	I1Z,OZ3	4	D05	I/O	I1Z,OZ3
5	D06	I/O	I1Z,OZ3	5	D06	I/O	I1Z,OZ3	5	D06	I/O	I1Z,OZ3
6	D07	I/O	I1Z,OZ3	6	D07	I/O	I1Z,OZ3	6	D07	I/O	I1Z,OZ3
7	-CE1	I	I3U	7	-CE1	I	I3U	7	-CS0	I	I3Z
8	A10	I	I1Z	8	A10	I	I1Z	8	A10 <sup>2</sup>	I	I1Z
9	-OE	I	I3U	9	-OE	I	I3U	9	-ATA SEL	I	I3U
10				10				10			
11	A09	I	I1Z	11	A09	I	I1Z	11	A09 <sup>2</sup>	I	I1Z
12	A08	I	I1Z	12	A08	I	I1Z	12	A08 <sup>2</sup>	I	I1Z
13				13				13			
14				14				14			
15	-WE	I	I3U	15	-WE	I	I3U	15	-WE <sup>3</sup>	I	I3U
16	RDY/BSY	O	OT1	16	IREQ	O	OT1	16	INTRQ	O	OZ1
17	VCC		Power	17	VCC		Power	17	VCC		Power
18	VPP		(Not Used)	18	VPP		(Not Used)	18	VPP		(Not Used)
19				19				19			
20				20				20			
21				21				21			
22	A07	I	I1Z	22	A07	I	I1Z	22	A07 <sup>2</sup>	I	I1Z
23	A06	I	I1Z	23	A06	I	I1Z	23	A06 <sup>2</sup>	I	I1Z
24	A05	I	I1Z	24	A05	I	I1Z	24	A05 <sup>2</sup>	I	I1Z
25	A04	I	I1Z	25	A04	I	I1Z	25	A04 <sup>2</sup>	I	I1Z
26	A03	I	I1Z	26	A03	I	I1Z	26	A03 <sup>2</sup>	I	I1Z
27	A02	I	I1Z	27	A02	I	I1Z	27	A02	I	I1Z
28	A01	I	I1Z	28	A01	I	I1Z	28	A01	I	I1Z
29	A00	I	I1Z	29	A00	I	I1Z	29	A00	I	I1Z
30	D00	I/O	I1Z,OZ3	30	D00	I/O	I1Z,OZ3	30	D00	I/O	I1Z,OZ3
31	D01	I/O	I1Z,OZ3	31	D01	I/O	I1Z,OZ3	31	D01	I/O	I1Z,OZ3
32	D02	I/O	I1Z,OZ3	32	D02	I/O	I1Z,OZ3	32	D02	I/O	I1Z,OZ3
33	WP	O	OT3	33	-IOIS16	O	OT3	33	-IOCS16	O	ON3
34	GND		Ground	34	GND		Ground	34	GND		Ground

PC Card Memory Mode				PC Card I/O Mode				True IDE Mode			
Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type	Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type	Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type
35	GND		Ground	35	GND		Ground	35	GND		Ground
36	-CD1	O	Ground	36	-CD1	O	Ground	36	-CD1	O	Ground
37	D11 <sup>1</sup>	I/O	I1Z,OZ3	37	D11 <sup>1</sup>	I/O	I1Z,OZ3	37	D11 <sup>1</sup>	I/O	I1Z,OZ3
38	D12 <sup>1</sup>	I/O	I1Z,OZ3	38	D12 <sup>1</sup>	I/O	I1Z,OZ3	38	D12 <sup>1</sup>	I/O	I1Z,OZ3
39	D13 <sup>1</sup>	I/O	I1Z,OZ3	39	D13 <sup>1</sup>	I/O	I1Z,OZ3	39	D13 <sup>1</sup>	I/O	I1Z,OZ3
40	D14 <sup>1</sup>	I/O	I1Z,OZ3	40	D14 <sup>1</sup>	I/O	I1Z,OZ3	40	D14 <sup>1</sup>	I/O	I1Z,OZ3
41	D15 <sup>1</sup>	I/O	I1Z,OZ3	41	D15 <sup>1</sup>	I/O	I1Z,OZ3	41	D15 <sup>1</sup>	I/O	I1Z,OZ3
42	-CE2 <sup>1</sup>	I	I3U	42	-CE2 <sup>1</sup>	I	I3U	42	-CS1 <sup>1</sup>	I	I3Z
43	-VS1	O	Ground	43	-VS1	O	Ground	43	-VS1	O	Ground
44	-IORD	I	I3U	44	-IORD	I	I3U	44	-IORD	I	I3Z
45	-IOWR	I	I3U	45	-IOWR	I	I3U	45	-IOWR	I	I3Z
46				46				46			
47				47				47			
48				48				48			
49				49				49			
50				50				50			
51	VCC		Power	51	VCC		Power	51	VCC		Power
52	VPP		(Not Used)	52	VPP		(Not Used)	52	VPP		(Not Used)
53				53				53			
54				54				54			
55				55				55			
56	-CSEL	I	I2Z	56	-CSEL	I	I2Z	56	-CSEL	I	I2U
57	-VS2	O	OPEN	57	-VS2	O	OPEN	57	-VS2	O	OPEN
58	RESET	I	I2Z	58	RESET	I	I2Z	58	-RESET	I	I2Z
59	-WAIT	O	OT1	59	-WAIT	O	OT1	59	IORDY	O	ON1
60	-INPACK	O	OT1	60	-INPACK	O	OT1	60	DMARQ <sup>5</sup>	O	OZ1
61	-REG	I	I3U	61	-REG	I	I3U	61	-DMACK <sup>5</sup>	I	I3U
62	BVD2	I/O	I1U,OT1	62	-SPKR	I/O	I1U,OT1	62	-DASP	I/O	I1U,ON1
63	BVD1	I/O	I1U,OT1	63	-STSCHG	I/O	I1U,OT1	63	-PDIAG	I/O	I1U,ON1
64	D08 <sup>1</sup>	I/O	I1Z,OZ3	64	D08 <sup>1</sup>	I/O	I1Z,OZ3	64	D08 <sup>1</sup>	I/O	I1Z,OZ3
65	D09 <sup>1</sup>	I/O	I1Z,OZ3	65	D09 <sup>1</sup>	I/O	I1Z,OZ3	65	D09 <sup>1</sup>	I/O	I1Z,OZ3
66	D10 <sup>1</sup>	I/O	I1Z,OZ3	66	D10 <sup>1</sup>	I/O	I1Z,OZ3	66	D10 <sup>1</sup>	I/O	I1Z,OZ3
67	-CD2	O	Ground	67	-CD2	O	Ground	67	-CD2	O	Ground
68	GND		Ground	68	GND		Ground	68	GND		Ground

**NOTES:** 1. These signals are required only for 16-bit access and not required when installed in 8-bit systems.

For lowest power dissipation, leave these signals open.

2. Should be grounded by the host.

3. Should be tied to VCC by the host.

4. Please refer to section 4.3 for definitions of In, Out type.

5. CompactFlash products support multiword DMA in anticipation of the *CF Specification 2.1* release. CompactFlash products without DMA Support are available from SanDisk.

### 3.1.1. CF Pin Assignments and Pin Type

The signal/pin assignments are listed in Table 3-2. Low active signals have a “-” prefix. Pin types are Input, Output or Input/Output. Sections 3.3.1 to 3.3.4 define the DC characteristics for all input and output type structures.

**Table 3-2. CompactFlash Pin Assignments and Pin Type**

PC Card Memory Mode				PC Card I/O Mode				True IDE Mode			
Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type	Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type	Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type
1	GND		Ground	1	GND		Ground	1	GND		Ground
2	D03	I/O	I1Z,OZ3	2	D03	I/O	I1Z,OZ3	2	D03	I/O	I1Z,OZ3
3	D04	I/O	I1Z,OZ3	3	D04	I/O	I1Z,OZ3	3	D04	I/O	I1Z,OZ3
4	D05	I/O	I1Z,OZ3	4	D05	I/O	I1Z,OZ3	4	D05	I/O	I1Z,OZ3
5	D06	I/O	I1Z,OZ3	5	D06	I/O	I1Z,OZ3	5	D06	I/O	I1Z,OZ3
6	D07	I/O	I1Z,OZ3	6	D07	I/O	I1Z,OZ3	6	D07	I/O	I1Z,OZ3
7	-CE1	I	I3U	7	-CE1	I	I3U	7	-CS0	I	I3Z
8	A10	I	I1Z	8	A10	I	I1Z	8	A10 <sup>2</sup>	I	I1Z
9	-OE	I	I3U	9	-OE	I	I3U	9	-ATA SEL	I	I3U
10	A09	I	I1Z	10	A09	I	I1Z	10	A09 <sup>2</sup>	I	I1Z
11	A08	I	I1Z	11	A08	I	I1Z	11	A08 <sup>2</sup>	I	I1Z
12	A07	I	I1Z	12	A07	I	I1Z	12	A07 <sup>2</sup>	I	I1Z
13	VCC		Power	13	VCC		Power	13	VCC		Power
14	A06	I	I1Z	14	A06	I	I1Z	14	A06 <sup>2</sup>	I	I1Z
15	A05	I	I1Z	15	A05	I	I1Z	15	A05 <sup>2</sup>	I	I1Z
16	A04	I	I1Z	16	A04	I	I1Z	16	A04 <sup>2</sup>	I	I1Z
17	A03	I	I1Z	17	A03	I	I1Z	17	A03 <sup>2</sup>	I	I1Z
18	A02	I	I1Z	18	A02	I	I1Z	18	A02	I	I1Z
19	A01	I	I1Z	19	A01	I	I1Z	19	A01	I	I1Z
20	A00	I	I1Z	20	A00	I	I1Z	20	A00	I	I1Z
21	D00	I/O	I1Z,OZ3	21	D00	I/O	I1Z,OZ3	21	D00	I/O	I1Z,OZ3
22	D01	I/O	I1Z,OZ3	22	D01	I/O	I1Z,OZ3	22	D01	I/O	I1Z,OZ3
23	D02	I/O	I1Z,OZ3	23	D02	I/O	I1Z,OZ3	23	D02	I/O	I1Z,OZ3
24	WP	O	OT3	24	-IOIS16	O	OT3	24	-IOCS16	O	ON3
25	-CD2	O	Ground	25	-CD2	O	Ground	25	-CD2	O	Ground
26	-CD1	O	Ground	26	-CD1	O	Ground	26	-CD1	O	Ground
27	D11 <sup>1</sup>	I/O	I1Z,OZ3	27	D11 <sup>1</sup>	I/O	I1Z,OZ3	27	D11 <sup>1</sup>	I/O	I1Z,OZ3
28	D12 <sup>1</sup>	I/O	I1Z,OZ3	28	D12 <sup>1</sup>	I/O	I1Z,OZ3	28	D12 <sup>1</sup>	I/O	I1Z,OZ3
29	D13 <sup>1</sup>	I/O	I1Z,OZ3	29	D13 <sup>1</sup>	I/O	I1Z,OZ3	29	D13 <sup>1</sup>	I/O	I1Z,OZ3
30	D14 <sup>1</sup>	I/O	I1Z,OZ3	30	D14 <sup>1</sup>	I/O	I1Z,OZ3	30	D14 <sup>1</sup>	I/O	I1Z,OZ3
31	D15 <sup>1</sup>	I/O	I1Z,OZ3	31	D15 <sup>1</sup>	I/O	I1Z,OZ3	31	D15 <sup>1</sup>	I/O	I1Z,OZ3
32	-CE2 <sup>1</sup>	I	I3U	32	-CE2 <sup>1</sup>	I	I3U	32	-CS1 <sup>1</sup>	I	I3Z
33	-VS1	O	Ground	33	-VS1	O	Ground	33	-VS1	O	Ground
34	-IORD	I	I3U	34	-IORD	I	I3U	34	-IORD	I	I3Z
35	-IOWR	I	I3U	35	-IOWR	I	I3U	35	-IOWR	I	I3Z
36	-WE	I	I3U	36	-WE	I	I3U	36	-WE <sup>3</sup>	I	I3U

PC Card Memory Mode				PC Card I/O Mode				True IDE Mode			
Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type	Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type	Pin Num	Signal Name	Pin Type	In, Out <sup>4</sup> Type
37	RDY/BSY	O	OT1	37	IREQ	O	OT1	37	INTRQ	O	OZ1
38	VCC		Power	38	VCC		Power	38	VCC		Power
39	-CSEL	I	I2Z	39	-CSEL	I	I2Z	39	-CSEL	I	I2U
40	-VS2	O	OPEN	40	-VS2	O	OPEN	40	-VS2	O	OPEN
41	RESET	I	I2Z	41	RESET	I	I2Z	41	-RESET	I	I2Z
42	-WAIT	O	OT1	42	-WAIT	O	OT1	42	IORDY	O	ON1
43	-INPACK	O	OT1	43	-INPACK	O	OT1	43	DMARQ <sup>5</sup>	O	OZ1
44	-REG	I	I3U	44	-REG	I	I3U	44	-DMACK <sup>5</sup>	I	I3U
45	BVD2	I/O	I1U,OT1	45	-SPKR	I/O	I1U,OT1	45	-DASP	I/O	I1U,ON1
46	BVD1	I/O	I1U,OT1	46	-STSCHG	I/O	I1U,OT1	46	-PDIAG	I/O	I1U,ON1
47	D08 <sup>1</sup>	I/O	I1Z,OZ3	47	D08 <sup>1</sup>	I/O	I1Z,OZ3	47	D08 <sup>1</sup>	I/O	I1Z,OZ3
48	D09 <sup>1</sup>	I/O	I1Z,OZ3	48	D09 <sup>1</sup>	I/O	I1Z,OZ3	48	D09 <sup>1</sup>	I/O	I1Z,OZ3
49	D10 <sup>1</sup>	I/O	I1Z,OZ3	49	D10 <sup>1</sup>	I/O	I1Z,OZ3	49	D10 <sup>1</sup>	I/O	I1Z,OZ3
50	GND		Ground	50	GND		Ground	50	GND		Ground

- NOTE:**
1. These signals are required only for 16-bit access and not required when installed in 8-bit systems. For lowest power dissipation, leave these signals open.
  2. Should be grounded by the host.
  3. Should be tied to VCC by the host.
  4. Refer to Section 3.3 for definitions of In, Out type.
  5. CompactFlash products support multiword DMA in anticipation of the *CF Specification 2.1* release. CompactFlash products without DMA Support are available from SanDisk.

### 3.1.2. FlashDrive Pin Assignments and Pin Type

The signal/pin assignments are listed in Table 3-3. Low active signals have a “-” prefix. Pin Type is Input, Output or Input/Output.

**Table 3-3. FlashDrive Pin Assignments and Pin Type**

Pin #	Signal Name	Pin Type	In, Out Type	Pin #	Signal Name	Pin Type	In, Out Type
1	-Reset	I	I2Z	2	GND		Ground
3	Data 7	I/O	I1Z/OZ3	4	Data 8	I/O	I1Z/OZ3
5	Data 6	I/O	I1Z/OZ3	6	Data 9	I/O	I1Z/OZ3
7	Data 5	I/O	I1Z/OZ3	8	Data 10	I/O	I1Z/OZ3
9	Data 4	I/O	I1Z/OZ3	10	Data 11	I/O	I1Z/OZ3
11	Data 3	I/O	I1Z/OZ3	12	Data 12	I/O	I1Z/OZ3
13	Data 2	I/O	I1Z/OZ3	14	Data 13	I/O	I1Z/OZ3
15	Data 1	I/O	I1Z/OZ3	16	Data 14	I/O	I1Z/OZ3
17	Data 0	I/O	I1Z/OZ3	18	Data 15	I/O	I1Z/OZ3
19	GND		Ground	20	Key		
21	DMARQ	O	OZ1	22	GND		Ground
23	-IOW	I	I3Z	24	GND		Ground



Pin #	Signal Name	Pin Type	In, Out Type
25	-IOR	I	I3Z
27	Reserved		
29	-DMACK	I	I3U
31	IRQ	O	OZ1
33	A1	I	I1Z
35	A0	I	I1Z
37	-CS0	I	I3Z
39	-DASP	I/O	I1U/ON1
41	Vcc		Power
43	GND		Ground

Pin #	Signal Name	Pin Type	In, Out Type
26	GND		Ground
28	-CSEL	I	I2U
30	GND		Ground
32	-IOCS16	O	ON3
34	-PDIAG	I/O	I1U/ON1
36	A2	I	I1Z
38	-CS1	I	I3Z
40	GND		Ground
42	Vcc		Power
44	Reserved		

### 3.2. Electrical Description

The CompactFlash and PCMCIA cards are optimized for operation with hosts that support the PCMCIA I/O interface standard conforming to the PC Card ATA specification. However, the CompactFlash and PCMCIA cards may also be configured to operate in systems that support only the memory interface standard. The configuration of the CompactFlash and PCMCIA cards are controlled using the standard PCMCIA configuration registers starting at address 200h in the Attribute Memory space of the CompactFlash Memory Card.

Table 3-4 describes the I/O signals. Signals are designated as inputs when their source is the host, while signals that the CompactFlash Memory Card sources are outputs. The CompactFlash Card logic levels conform to those specified in the *PCMCIA Release 2.1 Specification*. See Section 3.3 for definitions of Input and Output type.

**Table 3-4. Signal Description**

Signal Name	Dir.	Description
A10—A0 (PC Card Memory Mode)	I	These address lines along with the -REG signal are used to select the following: The I/O port address registers within the CompactFlash Card, the memory mapped port address registers within the card, a byte in the card's information structure and its configuration control and status registers.
A10—A0 (PC Card I/O Mode)		This signal is the same as the PC Card Memory Mode signal.
A2—A0 (True IDE Mode) A10—A3 <sup>(1)</sup> (True IDE Mode)	I	In True IDE Mode only A[2:0] is used to select the one of eight registers in the Task File. In True IDE Mode these remaining address lines should be grounded by the host.
BVD1 (PC Card Memory Mode)	I/O	This signal is asserted high as the BVD1 signal since a battery is not used with this product.
-STSCHG (PC Card I/O Mode) Status Changed		This signal is asserted low to alert the host to changes in the RDY/-BSY and Write Protect states, while the I/O interface is configured. Its use is controlled by the Card Config and Status Register.
-PDIAG (True IDE Mode)		In the True IDE Mode, this input/output is the Pass Diagnostic signal in the Master/Slave handshake protocol.

<sup>1</sup> These signals not present on FlashDrive products.

Signal Name	Dir.	Description
BVD2 (PC Card Memory Mode)	I/O	This output line is always driven to a high state in Memory Mode since a battery is not required for this product.
-SPKR (PC Card I/O Mode)		This output line is always driven to a high state in I/O Mode since this product does not support the audio function.
-DASP (True IDE Mode)		In the True IDE Mode, this input/output is the Disk Active/Slave Present signal in the Master/Slave handshake protocol.
-CD1, -CD2 (PC Card Memory Mode)	O	These Card Detect pins are connected to ground on the CompactFlash Card. They are used by the host to determine if the card is fully inserted into its socket.
-CD1, -CD2 (PC Card I/O Mode)		This signal is the same for all modes.
-CD1, -CD2 <sup>(1)</sup> (True IDE Mode)		This signal is the same for all modes.
-CE1, -CE2 (PC Card Memory Mode) Card Enable	I	These input signals are used both to select the card and to indicate to the card whether a byte or a word operation is being performed. -CE2 always accesses the odd byte of the word. -CE1 accesses the even byte or the Odd byte of the word depending on A0 and -CE2. A multiplexing scheme based on A0, -CE1, and -CE2 allows 8 bit hosts to access all data on D0-D7. See Tables 3-11, 3-12, 3-15, and 3-16.
-CE1, -CE2 (PC Card I/O Mode) Card Enable		This signal is the same as the PC Card Memory Mode signal.
-CS0, -CS1 (True IDE Mode)		In the True IDE Mode -CS0 is the chip select for the task file registers while -CS1 is used to select the Alternate Status Register and the Device Control Register.
-CSEL (PC Card Memory Mode)	I	This signal is not used for this mode.
-CSEL (PC Card I/O Mode)		This signal is not used for this mode.
-CSEL (True IDE Mode)		This internally pulled up signal is used to configure this device as a Master or a Slave when configured in the True IDE Mode. When this pin is grounded, this device is configured as a Master. When the pin is open, this device is configured as a Slave.
D15—D00 (PC Card Memory Mode)	I/O	These lines carry the Data, Commands and Status information between the host and the controller. D00 is the LSB of the Even Byte of the Word. D08 is the LSB of the Odd Byte of the Word.
D15—D00 (PC Card I/O Mode)		These signals are the same as the PC Card Memory Mode signal.
D15—D00 (True IDE Mode)		In True IDE Mode all Task File operations occur in byte mode on the low order bus D00-D07 while all data transfers are 16 bits using D00-D15.
GND (PC Card Memory Mode)	--	Ground.
GND (PC Card I/O Mode)		This signal is the same for all modes.
GND (True IDE Mode)		This signal is the same for all modes.

<sup>1</sup> These signals not present on FlashDrive products.

Signal Name	Dir.	Description
-INPACK (PC Card Memory Mode)	O	This signal is not used in this mode.
-INPACK (PC Card I/O Mode) Input Acknowledge		The CompactFlash card asserts the <i>Input Acknowledge</i> signal when the card is selected and responding to an I/O read cycle at the address on the address bus. The host uses this signal to control the enable of any input data buffers between the card and the CPU.
DMARQ <sup>1</sup> (True IDE Mode)		This signal is used for DMA data transfers between host and device and is asserted by the device when it is ready to transfer data to or from the host. The direction of data transfer is controlled by DIOR- and DIOW-. This signal is used in a handshake manner with DMACK- (i.e., the device waits until the host asserts DMACK- before negating DMARQ, and reasserting DMARQ if there is more data to transfer).
-IORD (PC Card Memory Mode)	I	This signal is not used in this mode.
-IORD (PC Card I/O Mode)		This is an I/O Read strobe generated by the host. This signal gates I/O data onto the bus from the CompactFlash Card when the card is configured to use the I/O interface.
-IORD (True IDE Mode)		In True IDE Mode, this signal has the same function as in PC Card I/O Mode.
-IOWR (PC Card Memory Mode)	I	This signal is not used in this mode.
-IOWR (PC Card I/O Mode)		The I/O Write strobe pulse is used to clock I/O data on the Card Data bus into the CompactFlash controller registers when the card is configured to use the I/O interface.  The clocking will occur on the negative to positive edge of the signal (trailing edge).
-IOWR (True IDE Mode)		In True IDE Mode, this signal has the same function as in PC Card I/O Mode.
-OE (PC Card Memory Mode)	I	This is an Output Enable strobe generated by the host interface. It is used to read data from the CompactFlash Card in Memory Mode and to read the CIS and configuration registers.
-OE (PC Card I/O Mode)		In PC Card I/O Mode, this signal is used to read the CIS and configuration registers.
-ATA SEL (True IDE Mode)		To enable True IDE Mode this input should be grounded by the host.
RDY/-BSY (PC Card Memory Mode)	O	In Memory Mode this signal is set high when the CompactFlash Card is ready to accept a new data transfer operation and held low when the card is busy. The Host memory card socket must provide a pull-up resistor.  At power up and at Reset, the RDY/-BSY signal is held low (busy) until the CompactFlash Card has completed its power up or reset function. No access of any type should be made to the CompactFlash Card during this time. The RDY/-BSY signal is held high (disabled from being busy) whenever the following condition is true: The CompactFlash Card has been powered up with +RESET continuously disconnected or asserted.
-IREQ (PC Card I/O Mode)		I/O Operation—After the CompactFlash Card has been configured for I/O operation, this signal is used as -Interrupt Request. This line is strobed low to generate a pulse mode interrupt or held low for a level mode interrupt.
INTRQ (True IDE Mode)		In True IDE Mode, this signal is the active high Interrupt Request to the host.

<sup>1</sup>CompactFlash products support multiword DMA in anticipation of the *CF Specification 2.1* release. CompactFlash products without DMA Support are available from SanDisk

Signal Name	Dir.	Description
-REG (PC Card Memory Mode) Attribute Memory Select	I	This signal is used during Memory Cycles to distinguish between Common Memory and Register (Attribute) Memory accesses. High for Common Memory, Low for Attribute Memory.
-REG (PC Card I/O Mode)		The signal must also be active (low) during I/O Cycles when the I/O address is on the Bus.
-DMACK <sup>1</sup> (True IDE Mode)		This signal is used by the host in response to DMARQ to initiate DMA transfers.  <b>NOTE:</b> This signal may be negated by the host to suspend the DMS transfer in process. For Multiword DMA transfers, the device may negate DMARQ with the tL specified time once the DMACK- is asserted and reasserted again at a later time to resume DMA operation. Alternatively, if the device is able to continue the data transfer, the device may leave DMARQ asserted and wait for the host to reassert DMACK-.
RESET (PC Card Memory Mode)	I	When the pin is high, this signal resets the CompactFlash Card. The card is Reset only at power up if this pin is left high or open from power-up. The card is also reset when the Soft Reset bit in the Card Configuration Option Register is set.
RESET (PC Card I/O Mode)		This signal is the same as the PC Card Memory Mode signal.
-RESET (True IDE Mode)		In the True IDE Mode this input pin is the active low hardware reset from the host.
VCC (PC Card Memory Mode)	--	+5 V, +3.3 V power.
VCC (PC Card I/O Mode)		This signal is the same for all modes.
VCC (True IDE Mode)		This signal is the same for all modes.
-VS1 -VS2 (PC Card Memory Mode)	O	Voltage Sense Signals. -VS1 is grounded so that the CompactFlash Card CIS can be read at 3.3 volts and -VS2 is open and reserved by PC Card for a secondary voltage.
-VS1 -VS2 (PC Card I/O Mode)		This signal is the same for all modes.
-VS1 -VS2 (True IDE Mode)		This signal is the same for all modes.
-WAIT (PC Card Memory Mode)	O	SanDisk products do not assert the <b>-WAIT</b> signal.
-WAIT (PC Card I/O Mode)		SanDisk products do not assert the <b>-WAIT</b> signal.
-IORDY (True IDE Mode)		SanDisk products do not assert an <b>-IORDY</b> signal.

<sup>1</sup> CompactFlash products support multiword DMA in anticipation of the *CF Specification 2.1* release. CompactFlash products without DMA Support are available from SanDisk

Signal Name	Dir.	Description
-WE (PC Card Memory Mode)	I	This is a signal driven by the host and used for strobing memory write data to the registers of the CompactFlash Card when the card is configured in the memory interface mode. It is also used for writing the configuration registers.
-WE (PC Card I/O Mode)		In PC Card I/O Mode, this signal is used for writing the configuration registers.
Reserved (True IDE Mode)		In True IDE Mode this input signal is not used and should be connected to VCC by the host.
WP (PC Card Memory Mode) Write Protect	O	Memory Mode—The CompactFlash Card does not have a write protect switch. This signal is held low after the completion of the reset initialization sequence.
-IOIS16 (PC Card I/O Mode)		I/O Operation—When the CompactFlash Card is configured for I/O Operation, Pin 24 is used for the - I/O Selected is 16 Bit Port (-IOIS16) function. A Low signal indicates that a 16 bit or odd byte only operation can be performed at the addressed port.
-IOCS16 (True IDE Mode)		In True IDE Mode this output signal is asserted low when this device is expecting a word data transfer cycle.

### 3.3. Electrical Specification

The following table defines all D.C. Characteristics for the CompactFlash Memory Card Series. Unless otherwise stated, conditions are:

<b>SDCFB, SDP3B, SD25B</b>	<b>SDCFBI, SDP3BI, SD25BI</b>
V <sub>cc</sub> = 5V ±10%	V <sub>cc</sub> = 5V ± 10%
V <sub>cc</sub> = 3.3V ± 10%	V <sub>cc</sub> = 3.3V ± 10%
T <sub>a</sub> = 0°C to 70°C	T <sub>a</sub> = -40°C to 85°C

Absolute Maximum conditions are:

V <sub>cc</sub> = -0.3V min. to 7.0V max.
V* = -0.5V min. to V <sub>cc</sub> + 0.5V max.
* Voltage on any pin except V <sub>cc</sub> with respect to GND.

#### 3.3.1. Input Leakage Control

**NOTE:** In Table 3-5 x refers to the characteristics described in Section 3.3.2. For example, I1U indicates a pull up resistor with a type 1 input characteristic.

**Table 3-5. Input Leakage Control**

Type	Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
I <sub>xZ</sub>	Input Leakage Current	IL	V <sub>ih</sub> = V <sub>cc</sub> /V <sub>il</sub> = Gnd	-1		1	μA
I <sub>xU</sub>	Pull Up Resistor	RPU1	V <sub>cc</sub> = 5.0V	50k		500k	Ohm
I <sub>xD</sub>	Pull Down Resistor	RPD1	V <sub>cc</sub> = 5.0V	50k		500k	Ohm

**NOTE:** The minimum pullup resistor leakage current meets the PCMCIA specification of 10k ohms but is intentionally higher in the CompactFlash Memory Card Series product to reduce power use.

### 3.3.2. Input Characteristics

**Table 3-6. Input Characteristics**

Type	Parameter	Symbol	MIN	TYP	MAX	MIN	TYP	MAX	Units
			VCC = 3.3 V			VCC = 5.0 V			
1	Input Voltage CMOS	Vih Vil	2.4		0.6	2.4		0.8	Volts
2	Input Voltage CMOS	Vih Vil	1.5		0.6	2.0		0.8	Volts
3	Input Voltage CMOS Schmitt Trigger	Vth Vtl		1.8 1.0			2.8 2.0		Volts

### 3.3.3. Output Drive Type

In Table 3-7 x refers to the characteristics described in Section 3.3.4. For example, OT3 refers to Totempole output with a type 3 output drive characteristic.

**Table 3-7. Output Drive Type**

Type	Output Type	Valid Conditions
OTx	Totempole	Ioh and Iol
OZx	Tri-State N-P Channel	Ioh and Iol
OPx	P-Channel Only	Ioh Only
ONx	N-Channel Only	Iol Only

### 3.3.4. Output Drive Characteristics

**Table 3-8. Output Drive Characteristics**

Type	Parameter	Symbol	Conditions	MIN	TYP	MAX	Units
1	Output Voltage	Voh	Ioh = -4 mA	Vcc			Volts
		Vol	Iol = 4 mA	-0.8V		Gnd +0.4V	
2	Output Voltage	Voh	Ioh = -8 mA	Vcc			Volts
		Vol	Iol = 8 mA	-0.8V		Gnd +0.4V	
3	Output Voltage	Voh	Ioh = -8 mA	Vcc			Volts
		Vol	Iol = 8 mA	-0.8V		Gnd +0.4V	
X	Tri-State Leakage Current	Ioz	Vol = Gnd Voh = Vcc	-10		10	µA

### 3.3.5. Power-up/Power-down Timing


The timing specification in Table 3-9 was defined to permit peripheral cards to perform power-up initialization.

**Table 3-9. Power-up/Power-down Timing**


Item	Symbol	Condition	Value		
			Min	Max	Unit
CE signal level <sup>1</sup>	Vi (CE)	$0V < V_{CC} < 2.0V$	0	ViMAX	V
		$2.0V < V_{CC} < V_{IH}$	$< V_{CC} - 0.1$	ViMAX	
		$< V_{IH} < V_{CC}$	$V_{IH}$	ViMAX	
CE Setup Time	tsu (V <sub>CC</sub> )		20		ms
CE Setup Time	tsu (RESET)		20		ms
CE Recover Time	trec (V <sub>CC</sub> )		0.001		ms
V <sub>CC</sub> Rising Time <sup>2</sup>	tpr	10% → 90% of (V <sub>CC</sub> + 5%)	0.1	300	ms
V <sub>CC</sub> Rising Time <sup>2</sup>	tpf	90% of (V <sub>CC</sub> - 5%) → 10%	3.0	300	ms
Reset Width	tw (RESET)		10		μs
	th (Hi-z Reset)		1		ms
	ts (Hi-z Reset)		0		ms

1. ViMAX means Absolute Maximum Voltage for Input in the period of  $0V < V_{CC} < 2.0V$ , Vi (CE) is only  $0V \sim ViMAX$ .


2. The tpr and tpf are defined as “linear waveform” in the period of 10% to 90% or vice-versa. Even if the waveform is not “linear waveform,” its rising and falling time must be met by this specification.



**Figure 3-1. Power-Up Timing for Systems Supporting RESET**



**Figure 3-2 Power-Down Timing for Systems Supporting RESET**



**Figure 3-3. Power-Up/Power-Down Timing for Systems Not Supporting RESET**



### 3.3.6. Common Memory Read Timing

NOTE: This section does not apply to FlashDrive products.

**Table 3-10. Common Memory Read Timing Specification for all Types of Memory**

Speed Version Item	Symbol	IEEE Symbol	100 ns	
			Min	Max
Read Cycle Time	$t_c(R)$	tAVAV	100	
Address Access Time <sup>1</sup>	$t_a(A)$	tAVQV		100
Card Enable Access Time	$t_a(CE)$	tELQV		100
Output Enable Access Time	$t_a(OE)$	tGLQV		50
Output Disable Time from -OE	$t_{dis}(OE)$	tGHQZ		50
Output Disable Time from -CE	$t_{dis}(CE)$	tEHQZ		50
Output Enable Time from -CE	$t_{en}(CE)$	tELQNZ	5	
Output Enable Time from -OE	$t_{en}(OE)$	tGLQNZ	5	
Data Valid from Add Change <sup>1</sup>	$t_v(A)$	tAXQX	0	
Address Setup Time	$t_{su}(A)$	tAVGL	10	
Address Hold Time	$t_h(A)$	tGHAX	15	
Card Enable Setup Time	$t_{su}(CE)$	tELGL	0	
Card Enable Hold Time	$t_h(CE)$	tGHEH	15	

1. The -REG signal timing is identical to address signal timing.

2. SanDisk CompactFlash and PCMCIA cards do not assert the -WAIT Signal.

NOTE: All timings measured at the card. Skews and delays from the system driver/receiver to the card must be accounted for by the system.

### 3.3.7. Common and Attribute Memory Write Timing

The write timing specifications for Common and Attribute memory are the same (refer to Table 3-11).

NOTE: This section does not apply to FlashDrive products.

**Table 3-11. Common and Attribute Memory Write Timing Specifications**

Speed Version Item	Symbol	IEEE Symbol	100 ns	
			Min	Max
Write Cycle Time	$t_c(W)$	tAVAV	100	
Write Pulse Width	$t_w(WE)$	tWLWH	60	
Address Setup Time <sup>1</sup>	$t_{su}(A)$	tAVWL	10	
Address Setup Time for -WE <sup>1</sup>	$t_{su}(A-WEH)$	tAVWH	70	
Card Enable Setup Time for -WE	$t_{su}(CE-WEH)$	tELWH	70	
Data Setup Time from -WE	$t_{su}(D-WEH)$	tDVWH	40	

Speed Version Item	Symbol	IEEE Symbol	100 ns	
			Min	Max
Data Hold Time	$t_h(D)$	tWMDX	15	
Write Recover Time	$t_{rec}(WE)$	tWMAX	15	
Output Disable Time from <b>-WE</b>	$t_{dis}(WE)$	tWLQZ		50
Output Disable Time from <b>-OE</b>	$t_{dis}(OE)$	tGHQZ		50
Output Enable Time from <b>-WE</b>	$t_{en}(WE)$	tWHQNZ	5	
Output Enable Time from <b>-OE</b>	$t_{en}(OE)$	tGLQNZ	5	
Output Enable Setup from <b>-WE</b>	$t_{su}(OE-WE)$	tGHWL	10	
Output Enable Hold from <b>-WE</b>	$t_h(OE-WE)$	tWHGL	10	
Card Enable Setup Time	$t_{su}(CE)$	tELWL	0	
Card Enable Hold Time	$t_h(CE)$	tGHEH	15	

1. The **-REG** signal timing is identical to address signal timing.
2. SanDisk CompactFlash and PCMCIA cards do not assert the **-WAIT** signal.

**NOTE:** All timings measured at the card. Skews and delays from the system driver/receiver to the card must be accounted for by the system.

### 3.3.8. Attribute Memory Read Timing Specification

**NOTE:** This section does not apply to FlashDrive products.


**Table 3-12. Attribute Memory Read Timing Specification for all Types of Memory**

Speed Version Item	Symbol	IEEE Symbol	300 ns	
			Min	Min
Read Cycle Time	$t_c(R)$	tAVAV	300	
Address Access Time	$t_a(A)$	tAVQV		300
Card Enable Access Time	$t_a(CE)$	tELQV		300
Output Enable Access Time	$t_a(OE)$	tGLQV		150
Output Disable Time from <b>-OE</b>	$t_{dis}(OE)$	tGHQZ		100
Output Enable Time from <b>-OE</b>	$t_{en}(OE)$	tGLQNZ	5	
Data Valid from Add Change	$t_v(A)$	tAXQX	0	
Address Setup Time	$t_{su}(A)$	tAVGL	30	
Address Hold Time	$t_h(A)$	tGHAX	20	
Card Enable Setup Time	$t_{su}(CE)$	tELGL	0	
Card Enable Hold Time	$t_h(CE)$	tGHEH	20	

1. SanDisk CompactFlash and PCMCIA cards do not assert the **-WAIT** signal.


### 3.3.9. Memory Timing Diagrams

**NOTE:** This section does not apply to FlashDrive product.



1. Shaded areas may be high or low.
2. SanDisk cards do not assert the **-WAIT** signal.

**Figure 3-4. Common and Attribute Memory Read Timing Diagram**




1. Shaded areas may be high or low.
2. When the data I/O pins are in the output state, no signals shall be applied to the data pins (**D[15::0]**) by the host system
3. May be high or low for write timing, but restrictions on **-OE** from previous figures apply.
4. SanDisk cards do not assert the **-WAIT** signal.

**Figure 3-5. Common and Attribute Memory Write Timing Diagram**

### 3.3.10. I/O Read (Input) Timing Specification

NOTE: This section does not apply to FlashDrive products.



1. All timings are measured at the card.
2. Skews and delays from the host system driver/receiver to the card must be accounted for by the system design.
3. **D[15::0]** signifies data provided by the card to the host system.

Figure 3-6. I/O Read Timing Diagram


Table 3-13. I/O Read (Input) Timing Specification

Item	Symbol	IEEE Symbol	Min	Max
Data Delay after -IORD	$t_d(IORD)$	tIGLQV		100
Data Hold following -IORD	$t_h(IORD)$	tIGHQX	0	
-IORD Width Time	$t_w(IORD)$	tIGLIGH	165	
Address Setup before -IORD	$t_{suA}(IORD)$	tAVIGL	70	
Address Hold following -IORD	$t_{hA}(IORD)$	tIGHAX	20	
-CE Setup before -IORD	$t_{suCE}(IORD)$	tELIGL	5	
-CE Hold following -IORD	$t_{hCE}(IORD)$	tIGHEH	20	
-REG Setup before -IORD	$t_{suREG}(IORD)$	tRGLIGL	5	
-REG Hold following -IORD	$t_{hREG}(IORD)$	tIGHRGH	0	
-INPACK Delay Falling from -IORD	$t_{drINPACK}(IORD)$	tIGLIAL	0	45
-INPACK Delay Rising from -IORD	$t_{drINPACK}(IORD)$	tIGHIAH		45
-IOIS16 Delay Falling from Address	$t_{drIOIS16}(ADR)$	tAVISL		35
-IOIS16 Delay Rising from Address	$t_{drIOIS16}(ADR)$	tAVISH		35

1. All timings in ns.
2. The maximum load on -INPACK and -IOIS16 is 1 LSTTL with 50 pF total load.
3. SanDisk cards do not assert a -WAIT Signal.

### 3.3.11. I/O Write (Output) Timing Specification

NOTE: This section does not apply to FlashDrive products.



1. All timings are measured at the card.
2. Skews and delays from the host system driver/receiver to the card must be accounted for by the system design.
3. **D[15:0]** signifies data provided by the host system to the card.

Figure 3-7. I/O Write Timing Diagram

Table 3-14. I/O Write Timing Specification

Item	Symbol	IEEE Symbol	Min	Max
Data Setup before <b>-IOWR</b>	$t_{su}(IOWR)$	tDVIWL	60	
Data Hold following <b>-IOWR</b>	$t_h(IOWR)$	tIWHDX	30	
<b>-IOWR</b> Width Time	$t_w(IOWR)$	tIWLWH	165	
Address Setup before <b>-IOWR</b>	$t_{suA}(IOWR)$	tAVIWL	70	
Address Hold following <b>-IOWR</b>	$t_{hA}(IOWR)$	tIWHAX	20	
<b>-CE</b> Setup before <b>-IOWR</b>	$t_{suCE}(IOWR)$	tELIWL	5	
<b>-CE</b> Hold following <b>-IOWR</b>	$t_{hCE}(IOWR)$	tIWHHEH	20	
<b>-REG</b> Setup before <b>-IOWR</b>	$t_{suREG}(IOWR)$	tRGLIWL	5	
<b>-REG</b> Hold following <b>-IOWR</b>	$t_{hREG}(IOWR)$	tIWHRGH	0	
<b>-IOIS16</b> Delay Falling from Address	$t_{dfIOIS16}(ADR)$	tAVISL		35
<b>-IOIS16</b> Delay Rising from Address	$t_{drIOIS16}(ADR)$	tAVISH		35

1. All timing in ns.
2. The maximum load on **-IOIS16** is 1 LSTTL with 50 pF total load.

---

---

### **3.3.12. True IDE Mode**

The following sections provide valuable information for the True IDE mode.

---

#### **3.3.12.1. De-skewing**

The host shall provide cable de-skewing for all signals originating from the device. The device shall provide cable de-skewing for all signals originating at the host.

All timing values and diagrams are shown and measured at the connector of the selected device.

---

#### **3.3.12.2. PIO Transfer Timing**

The minimum cycle time supported by Industrial Grade devices in PIO mode 4 and Multiword DMA mode 2 respectively shall always be greater than or equal to the minimum cycle time defined by the associated mode.


##### **Register Transfers**

Figure 3-8 defines the relationships between the interface signals for register transfers.

For PIO modes 3 and above, the minimum value of  $t_0$  is specified by word 68 in the IDENTIFY DEVICE parameter list. In Table 3-15,  $t_0$  is the minimum total cycle time,  $t_2$  is the minimum command active time, and  $t_{2i}$  is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of  $t_0$ ,  $t_2$ , and  $t_{2i}$  shall be met. The minimum total cycle time requirements are greater than the sum of  $t_2$  and  $t_{2i}$ . This means a host implementation may lengthen either or both  $t_2$  or  $t_{2i}$  to ensure that  $t_0$  is equal to or greater than the value reported in the devices IDENTIFY DEVICE data. A device implementation shall support any legal host implementation.

The *IORD-data tri-state* parameter specifies the time from the negation edge of */IORD* to the time that the data bus is no longer driven by the device (tri-state).

Table 3-15 defines the minimum value that shall be placed in word 68.



1. Device address consists of signals **-CS0**, **-CS1** and **-DA(2:0)**.
2. Data consists of **DD(7:0)**.

**Figure 3-8. Register Transfer To/From Device**

In Table 3-15,  $t_0$  is the minimum total cycle time,  $t_2$  is the minimum command active time, and  $t_{2i}$  is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of  $t_0$ ,  $t_2$ , and  $t_{2i}$  shall be met. The minimum total cycle time requirements are greater than the sum of  $t_2$  and  $t_{2i}$ . This means a host implementation may lengthen either or both  $t_2$  or  $t_{2i}$  to ensure that  $t_0$  is equal to or greater than the value reported in the devices IDENTIFY DEVICE data. A device implementation shall support any legal host implementation.

The *IORD-data tri-state* parameter specifies the time from the negation edge of /IORD to the time that the data bus is no longer driven by the device (tri-state).


**Table 3-15. Register Transfer To/From Device**

PIO Timing Parameters		Mode 1 (ns)	Mode 4 (ns)	Note
$t_0$	Cycle time (min)	383	120	
$t_1$	Address valid to IORD-/IOWR- setup (min)	50	25	
$t_2$	IORD-/IOWR- pulse width 8-bit (min)	290	70	
$t_{2i}$	IORD-/IOWR- recovery time (min)	-	25	
$t_3$	IOWR- data setup (min)	45	20	
$t_4$	IOWR- data hold (min)	20	10	
$t_5$	IORD- data setup (min)	35	20	
$t_6$	IORD- data hold (min)	5	5	
$t_{6z}$	IORD- data tri-state (max)	30	30	
$t_9$	IORD-/IOWR- to address valid hold (min)	15	10	



## PIO Data Transfers

Figure 3-9 defines the relationships between the interface signals for PIO data transfers. For PIO modes 3 and above, the minimum value of  $t_0$  is specified by word 68 in the IDENTIFY DEVICE parameter list. The information that prefaces Table 3-15 also pertains to Table 3-16 below.



\*Device address consists of signals -CS0, -CS1, and -DA(2:0)

\*\*Data consists of DD(15:0)

Table 3-16 defines the minimum value that shall be placed in word 68.

**Figure 3-9. PIO Data Transfer To/From Device**


The information that prefaces Table 3-15 also pertains to Table 3-16 below.

**Table 3-16. PIO Data Transfer To/From Device**

PIO Timing Parameters			Mode 1 (ns)	Mode 4 (ns)	Note
$t_0$	Cycle time	(min)	383	120	1
$t_1$	Address valid to IORD-/IOWR- setup	(min)	50	25	
$t_2$	IORD-/IOWR- pulse width 16-bit	(min)	125	70	1
$t_{2i}$	IORD-/IOWR- recovery time	(min)	-	25	1
$t_3$	IOWR- data setup	(min)	45	20	
$t_4$	IOWR- data hold	(min)	20	10	
$t_5$	IORD- data setup	(min)	35	20	
$t_6$	IORD- data hold	(min)	5	5	
$t_{6z}$	IORD- data tri-state	(max)	30	30	2
$t_9$	IORD-/IOWR- to address valid hold	(min)	15	10	

### 3.3.12.3. Multiword DMA Data Transfer Timing

SanDisk PCMCIA and FlashDrive products support Multiword DMA operation in IDE mode (see Figure 3-10). The timings associated with Multiword DMA Transfers are defined in Table 3-17. CompactFlash products now support multiword DMA in anticipation of the CF Specification Rev. 2.1 release.



**Figure 3-10. Multiword DMA Transfer**

In Table 3-17,  $t_0$  is the minimum total cycle time,  $t_2$  is the minimum command active time, and  $t_{2i}$  is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of  $t_0$ ,  $t_2$ , and  $t_{2i}$  shall be met. The minimum total cycle time requirements are greater than the sum of  $t_2$  and  $t_{2i}$ . This means a host implementation may lengthen either or both  $t_2$  or  $t_{2i}$  to ensure that  $t_0$  is equal to or greater than the value reported in the devices IDENTIFY DEVICE data. A device implementation shall support any legal host implementation.

The *IORD-data tri-state* parameter specifies the time from the negation edge of /IORD to the time that the data bus is no longer driven by the device (tri-state).

**Table 3-17. Multiword DMA Data Transfer Timing Specifications**

	Multiword DMA Timing Parameters	Mode 0 (ns)		Mode 2 (ns)		Notes
		Min	Max	Min	Max	
$t_0$	Cycletime	480		120		1
$t_C$	DMACKtoDMARQdelay		---		---	
$t_D$	DIOR-/DIOw-16-bit	215		70		1
$t_E$	DIOR-dataaccess		150		---	
$t_F$	DIOR-datahold	5		5		
$t_G$	DIOw-datasetup	100		20	n/a	
$t_H$	DIOw-datahold	20		10		
$t_I$	DMACKtoDIOR-/DIOw-setup	0		0		
$t_J$	DIOR-/DIOw-toDMACKhold	20		5		
$t_{Kr}$	DIOR-negatedpulsewidth	50		25		1
$t_{Kw}$	DIOw-negatedpulsewidth	215		25		1
$t_{Lr}$	DIOR-toDMARQdelay		120		35	
$t_{Lw}$	DIOw-toDMARQdelay		40		35	
$t_Z$	DMACK-totristate		20		35	

### 3.4. Card Configuration

The information in this section and the following subsections does not apply to FlashDrive products.

The CompactFlash Memory Cards are identified by appropriate information in the Card Information Structure (CIS). The configuration registers in Table 3-18 and Table 3-19 are used to coordinate the I/O spaces and the Interrupt level of cards that are located in the system. In addition, these registers provide a method for accessing status information about the CompactFlash Card that may be used to arbitrate between multiple interrupt sources on the same interrupt level or to replace status information that appears on dedicated pins in memory cards that have alternate use in I/O cards.

**Table 3-18. Registers and Memory Space Decoding**

-CE2	-CE1	-REG	-OE	-WE	A10	A9	A8-A4	A3	A2	A1	A0	SELECTED SPACE
1	1	X	X	X	X	X	XX	X	X	X	X	Standby
X	0	0	0	1	X	1	XX	X	X	X	0	Configuration Registers Read
1	0	1	0	1	X	X	XX	X	X	X	X	Common Memory Read (8 Bit D7-D0)
0	1	1	0	1	X	X	XX	X	X	X	X	Common Memory Read (8 Bit D15-D8)
0	0	1	0	1	X	X	XX	X	X	X	0	Common Memory Read (16 Bit D15-D0)
X	0	0	1	0	X	1	XX	X	X	X	0	Configuration Registers Write
1	0	1	1	0	X	X	XX	X	X	X	X	Common Memory Write (8 Bit D7-D0)
0	1	1	1	0	X	X	XX	X	X	X	X	Common Memory Write (8 Bit D15-D8)
0	0	1	1	0	X	X	XX	X	X	X	0	Common Memory Write (16 Bit D15-D0)
X	0	0	0	1	0	0	XX	X	X	X	0	Card Information Structure Read
1	0	0	1	0	0	0	XX	X	X	X	0	Invalid Access (CIS Write)
1	0	0	0	1	X	X	XX	X	X	X	1	Invalid Access (Odd Attribute Read)
1	0	0	1	0	X	X	XX	X	X	X	1	Invalid Access (Odd Attribute Write)
0	1	0	0	1	X	X	XX	X	X	X	X	Invalid Access (Odd Attribute Read)
0	1	0	1	0	X	X	XX	X	X	X	X	Invalid Access (Odd Attribute Write)

**Table 3-19. Configuration Registers Decoding**

-CE2	-CE1	-REG	-OE	-WE	A10	A9	A8-A4	A3	A2	A1	A0	SELECTED REGISTER
X	0	0	0	1	0	1	00	0	0	0	0	Configuration Option Reg Read
X	0	0	1	0	0	1	00	0	0	0	0	Configuration Option Reg Write
X	0	0	0	1	0	1	00	0	0	1	0	Card Status Register Read
X	0	0	1	0	0	1	00	0	0	1	0	Card Status Register Write
X	0	0	0	1	0	1	00	0	1	0	0	Pin Replacement Register Read
X	0	0	1	0	0	1	00	0	1	0	0	Pin Replacement Register Write
X	0	0	0	1	0	1	00	0	1	1	0	Socket and Copy Register Read
X	0	0	1	0	0	1	00	0	1	1	0	Socket and Copy Register Write

**Note:** The location of the card configuration registers should always be read from the CIS since these locations may vary in future products. No writes should be performed to the CompactFlash Memory Card attribute memory except to the card configuration register addresses. All other attribute memory locations are reserved.

### 3.4.1. Attribute Memory Function

Attribute memory is a space where CompactFlash Memory Card identification and configuration information is stored, and is limited to 8-bit wide accesses only at even addresses. The card configuration registers are also located here.

For the Attribute Memory Read function, signals -REG and -OE must be active and -WE inactive during the cycle. As in the Main Memory Read functions, the signals -CE1 and -CE2 control the even-byte and odd-byte address, but only the even-byte data is valid during the Attribute Memory access. Refer to Table 3-20 for signal states and bus validity for the Attribute Memory function.

**Table 3-20. Attribute Memory Function**

Function Mode	-REG	-CE2	-CE1	A9	A0	-OE	-WE	D15-D8	D7-D0
Standby Mode	X	H	H	X	X	X	X	High Z	High Z
Read Byte Access CIS ROM (8 bits)	L	H	L	L	L	L	H	High Z	Even Byte
Write Byte Access CIS (8 bits) (Invalid)	L	H	L	L	L	H	L	Do not care	Even Byte
Read Byte Access Configuration (8 bits)	L	H	L	H	L	L	H	High Z	Even Byte
Write Byte Access Configuration (8 bits)	L	H	L	H	L	H	L	Do not care	Even Byte
Read Word Access CIS (16 bits)	L	L	L	L	X	L	H	Not Valid	Even Byte
Write Word Access CIS (16 bits) (Invalid)	L	L	L	L	X	H	L	Do not care	Even Byte
Read Word Access Configuration (16 bits)	L	L	L	H	X	L	H	Not Valid	Even Byte
Write Word Access Configuration (16 bits)	L	L	L	H	X	H	L	Do not care	Even Byte

**NOTE:** The -CE signal or both the -OE signal and the -WE signal must be de-asserted between consecutive cycle operations.

### 3.4.2. Configuration Option Register (Address 200h in Attribute Memory)

The Configuration Option Register is used to configure the cards interface, address decoding and interrupt and to issue a soft reset to the CompactFlash Memory Card.

Operation	D7	D6	D5	D4	D3	D2	D1	D0
R/W	SRESET	LevlREQ	Conf5	Conf4	Conf3	Conf2	Conf1	Conf0

- SRESET** Soft Reset—Setting this bit to one (1), waiting the minimum reset width time and returning to zero (0) places the CompactFlash Memory Card in the Reset state. Setting this bit to one (1) is equivalent to assertion of the +RESET signal except that the SRESET bit is not cleared. Returning this bit to zero (0) leaves the CompactFlash Memory Card in the same un-configured, Reset state as following power-up and hardware reset. This bit is set to zero (0) by power-up and hardware reset. Using the PC Card Soft Reset is considered a hard Reset by the ATA Commands. Contrast with Soft Reset in the Device Control Register.
- LevlREQ** This bit is set to one (1) when Level Mode Interrupt is selected, and zero (0) when Pulse Mode is selected. Set to zero (0) by Reset.
- Conf5—Conf0** Configuration Index. Set to zero (0) by reset. It's used to select operation mode of the CompactFlash Memory Card as shown below.

**NOTE:** Conf5 and Conf4 are reserved and must be written as zero (0).

**Table 3-21. Card Configurations**

Conf5	Conf4	Conf3	Conf2	Conf1	Conf0	Disk Card Mode
0	0	0	0	0	0	Memory Mapped
0	0	0	0	0	1	I/O Mapped, Any 16 byte system decoded boundary
0	0	0	0	1	0	I/O Mapped, 1F0-1F7/3F6-3F7
0	0	0	0	1	1	I/O Mapped, 170-177/376-377

### 3.4.3. Card Configuration and Status Register (Address 202h in Attribute Memory)

The Card Configuration and Status Register contain information about the Card's condition.

**Table 3-22. Card Configuration and Status Register Organization**

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read	Changed	SigChg	IOis8	0	0	PwrDwn	Int	0
Write	0	SigChg	IOis8	0	0	PwrDwn	0	0

- Changed** Indicates that one or both of the Pin Replacement register CRdy, or CWProt bits are set to one (1). When the Changed bit is set, -STSCHG Pin 46 is held low if the SigChg bit is a One (1) and the CompactFlash Memory Card is configured for the I/O interface.
- SigChg** This bit is set and reset by the host to enable and disable a state-change “signal” from the Status Register, the Changed bit control pin 46 the Changed Status signal. If no state change signal is desired, this bit should be set to zero (0) and pin 46 (-STSCHG) signal will be held high while the CompactFlash Memory Card is configured for I/O.
- IOis8** The host sets this bit to a one (1) if the CompactFlash Memory Card is to be configured in an 8-bit I/O mode. The CompactFlash Card is always configured for both 8- and 16-bit I/O, so this bit is ignored.

**PwrDwn** This bit indicates whether the host requests the CompactFlash Memory Card to be in the power saving or active mode. When the bit is one (1), the CompactFlash Card enters a power down mode. When zero (0), the host is requesting the CompactFlash Card to enter the active mode. The PC Card Rdy/-Bsy value becomes BUSY when this bit is changed. Rdy/-Bsy will not become Ready until the power state requested has been entered. The CompactFlash Card automatically powers down when it is idle and powers back up when it receives a command.

**Int** This bit represents the internal state of the interrupt request. This value is available whether or not I/O interface has been configured. This signal remains true until the condition that caused the interrupt request has been serviced. If interrupts are disabled by the -IEN bit in the Device Control Register, this bit is a zero (0).

### 3.4.4. Pin Replacement Register (Address 204h in Attribute Memory)

**Table 3-23. Pin Replacement Register**

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read	0	0	CRdy/-Bsy	CWProt	1	1	RRdy/-Bsy	RWProt
Write	0	0	CRdy/-Bsy	CWProt	0	0	MRdy/-Bsy	MWProt

**CRdy/-Bsy** This bit is set to one (1) when the bit RRdy/-Bsy changes state. This bit can also be written by the host.

**CWProt** This bit is set to one (1) when the RWprot changes state. This bit may also be written by the host.

**RRdy/-Bsy** This bit is used to determine the internal state of the Rdy/-Bsy signal. This bit may be used to determine the state of the Ready/-Busy as this pin has been reallocated for use as Interrupt Request on an I/O card. When written, this bit acts as a mask for writing the corresponding bit CRdy/-Bsy.

**RWProt** This bit is always zero (0) since the CompactFlash Memory Card does not have a Write Protect switch. When written, this bit acts as a mask for writing the corresponding bit CWProt.

**MRdy/-Bsy** This bit acts as a mask for writing the corresponding bit CRdy/-Bsy.

**MWProt** This bit when written acts as a mask for writing the corresponding bit CWProt.

**Table 3-24. Pin Replacement Changed Bit/Mask Bit Values**

Initial Value of (C) Status	Written by Host		Final "C" Bit	Comments
	"C" Bit	"M" Bit		
0	X	0	0	Unchanged
1	X	0	1	Unchanged
X	0	1	0	Cleared by Host
X	1	1	1	Set by Host

### 3.4.5. Socket and Copy Register (Address 206h in Attribute Memory)

This register contains additional configuration information. This register is always written by the system before writing the card's Configuration Index Register.

**Table 3-25. Socket and Copy Register Organization**

Operation	D7	D6	D5	D4	D3	D2	D1	D0
Read	Reserved	0	0	Drive #	0	0	0	0
Write	0	0	0	Drive # (0)	X	X	X	X

**Reserved** This bit is reserved for future standardization. This bit must be set to zero (0) by the software when the register is written.

**Drive #** This bit indicates the drive number of the card if twin card configuration is supported.

**X** The socket number is ignored by the CompactFlash Memory Card.

### 3.5. I/O Transfer Function

**NOTE:** This section does not apply to FlashDrive products.

The I/O transfer to or from the CompactFlash Memory Card can be either 8 or 16 bits. When a 16-bit accessible port is addressed, the signal -IOIS16 is asserted by the CompactFlash Card. Otherwise, the -IOIS16 signal is de-asserted. When a 16-bit transfer is attempted, and the -IOIS16 signal is not asserted by the CompactFlash Card, the system must generate a pair of 8-bit references to access the word's even byte and odd byte. The CompactFlash Card permits both 8- and 16-bit accesses to all of its I/O addresses, so -IOIS16 is asserted for all addresses to which the CompactFlash Card responds (refer to Table 3-26).

**Table 3-26. I/O Function**

Function Code	-REG	-CE2	-CE1	A0	-IORD	-IOWR	D15-D8	D7-D0
Standby Mode	X	H	H	X	X	X	High Z	High Z
Byte Input Access (8 bits)	L L	H H	L L	L H	L L	H H	High Z High Z	Even-Byte Odd-Byte
Byte Output Access (8 bits)	L L	H H	L L	L H	H H	L L	Do not care Do not care	Even-Byte Odd-Byte
Word Input Access (16 bits)	L	L	L	L	L	H	Odd-Byte	Even-Byte
Word Output Access (16 bits)	L	L	L	L	H	L	Odd-Byte	Even-Byte
I/O Read Inhibit	H	X	X	X	L	H	Do not care	Do not care
I/O Write Inhibit	H	X	X	X	H	L	High Z	High Z
High Byte Input Only (8 bits)	L	L	H	X	L	H	Odd-Byte	High Z
High Byte Output Only (8 bits)	L	L	H	X	H	L	Odd-Byte	Do not care



---

---

### 3.6. Common Memory Transfer Function

This section does not apply to FlashDrive products.

The Common Memory transfer to or from the CompactFlash or PCMCIA card can be either 8 or 16 bits. The CompactFlash or PCMCIA cards permit both 8- and 16-bit accesses to all of its Common addresses (refer to Table 3-27).

Table 3-27. Common Memory Function

Function Code	-REG	-CE2	-CE1	A0	-OE	-WE	D15-D8	D7-D0
Standby Mode	X	H	H	X	X	X	High Z	High Z
Byte Read Access (8 bits)	H H	H H	L L	L H	L L	H H	High Z High Z	Even-Byte Odd-Byte
Byte Write Access (8 bits)	H H	H H	L L	L H	H H	L L	Do not care Do not care	Even-Byte Odd-Byte
Word Read Access (16 bits)	H	L	L	X	L	H	Odd-Byte	Even-Byte
Word Write Access (16 bits)	H	L	L	X	H	L	Odd-Byte	Even-Byte
Odd Byte Read Only (8 bits)	H	L	H	X	L	H	Odd-Byte	High Z
Odd Byte Write Only (8 bits)	H	L	H	X	H	L	Odd-Byte	Do not care

---

### 3.7. True IDE Mode I/O Transfer Function

The CompactFlash or PCMCIA card can be configured in a True IDE Mode of operation. This CompactFlash or PCMCIA card is configured in this mode only when the -OE input signal is grounded by the host when power is applied to the card. FlashDrive products always operate in True IDE Mode. In True IDE Mode, the PC Card protocol and configuration are disabled and only I/O operations to the Task File and Data Register are allowed. In addition, No Memory or Attribute Registers are accessible to the host. SanDisk products permit 8 bit data accesses if the user issues a Set Feature Command to put the device in 8-bit Mode.

**NOTE:** Removing and reinserting the CompactFlash Memory Card while the host computer's power is on will reconfigure the CompactFlash Card to PC Card ATA mode from the original True IDE Mode. To configure the CompactFlash Card in True IDE Mode, the 50-pin socket must be power cycled with the CompactFlash Card inserted and -OE (output enable) grounded by the host.

Table 3-28, on the next page, defines the function of the operations for the True IDE Mode.

**Table 3-28. IDE Mode I/O Function**

Function Code	-CE2	-CE1	A0	-IORD	-IOWR	D15-D8	D7-D0
Invalid Mode	L	L	X	X	X	High Z	High Z
Standby Mode	H	H	X	X	X	High Z	High Z
Task File Write	H	L	1-7h	H	L	Do not care	Data In
Task File Read	H	L	1-7h	L	H	High Z	Data Out
Data Register Write	H	L	0	H	L	Odd-Byte In	Even-Byte In
Data Register Read	H	L	0	L	H	Odd-Byte Out	Even-Byte Out
Control Register Write	L	H	6h	H	L	Do not care	Control In
Alt Status Read	L	H	6h	L	H	High Z	Status Out

---

*This page intentionally left blank.*

## 4. ATA Drive Register Set Definition and Protocol

The CompactFlash Memory Card can be configured as a high performance I/O device through the following ways:

- Standard PC-AT disk I/O address spaces 1F0h-1F7h, 3F6h-3F7h (primary); 170h-177h, 376h-377h (secondary) with IRQ 14 (or other available IRQ).
- Any system decoded 16-byte I/O block using any available IRQ.
- Memory space.

The communication to or from the CompactFlash Memory Card is done using the Task File registers, which provide all the necessary registers for control and status information. The PC Card interface connects peripherals to the host using four register mapping methods. Table 4-1 is a detailed description of these methods.

**Table 4-1. I/O Configurations**

Standard Configurations				
Config Index	IO or Memory	Address	Drive #	Description
0	Memory	0-F, 400-7FF	0	Memory Mapped
1	I/O	XX0-XXF	0	I/O Mapped 16 Contiguous Registers
2	I/O	1F0-1F7, 3F6-3F7	0	Primary I/O Mapped Drive 0
2	I/O	1F0-1F7, 3F6-3F7	1	Primary I/O Mapped Drive 1
3	I/O	170-177, 376-377	0	Secondary I/O Mapped Drive 0
3	I/O	170-177, 376-377	1	Secondary I/O Mapped Drive 1

### 4.1. I/O Primary and Secondary Address Configurations

**NOTE:** This section does not apply to FlashDrive products.

**Table 4-2. Primary and Secondary I/O Decoding**

-REG	A9-A4	A3	A2	A1	A0	-IORD=0	-IOWR=0	Note
0	1F(17)	0	0	0	0	Even RD Data	Even WR Data	1, 2
0	1F(17)	0	0	0	1	Error Register	Features	1
0	1F(17)	0	0	1	0	Sector Count	Sector Count	
0	1F(17)	0	0	1	1	Sector No.	Sector No.	
0	1F(17)	0	1	0	0	Cylinder Low	Cylinder Low	
0	1F(17)	0	1	0	1	Cylinder High	Cylinder High	
0	1F(17)	0	1	1	0	Select Card/Head	Select Card/Head	
0	1F(17)	0	1	1	1	Status	Command	
0	3F(37)	0	1	1	0	Alt Status	Device Control	
0	3F(37)	0	1	1	1	Drive Address	Reserved	

1. Register 0 is accessed with -CE1 low and -CE2 low (and A0 = Do not care) as a word register on the combined Odd Data Bus and Even Data Bus (D15-D0). This register may also be accessed by a pair of byte accesses to the offset 0 with -CE1 low and -CE2 high. Note that the address space of this word register overlaps the address space of the Error and Feature byte-wide registers that lie at offset 1. When accessed twice as byte register with -CE1 low, the first byte to be accessed is the even byte of the word and the second byte accessed is the odd byte of the equivalent word access.

2. A byte access to register 0 with -CE1 high and -CE2 low accesses the error (read) or feature (write) register.

## 4.2. Contiguous I/O Mapped Addressing

**NOTE:** This section does not apply to FlashDrive products.

When the system decodes a contiguous block of I/O registers to select the CompactFlash Memory Card, the registers are accessed in the block of I/O space decoded by the system in Table 4-3.

**Table 4-3. Contiguous I/O Decoding**

-REG	A3	A2	A1	A0	Offset	-IORD=0	-IOWR=0	Notes
0	0	0	0	0	0	Even RD Data	Even WR Data	1
0	0	0	0	1	1	Error	Features	2
0	0	0	1	0	2	Sector Count	Sector Count	
0	0	0	1	1	3	Sector No.	Sector No.	
0	0	1	0	0	4	Cylinder Low	Cylinder Low	
0	0	1	0	1	5	Cylinder High	Cylinder High	
0	0	1	1	0	6	Select Card/Head	Select Card/Head	
0	0	1	1	1	7	Status	Command	
0	1	0	0	0	8	Dup Even RD Data	Dup. Even WR Data	2
0	1	0	0	1	9	Dup. Odd RD Data	Dup. Odd WR Data	2
0	1	1	0	1	D	Dup. Error	Dup. Features	2
0	1	1	1	0	E	Alt Status	Device Ctl	
0	1	1	1	1	F	Drive Address	Reserved	

**NOTES:** 1. Register 0 is accessed with -CE1 low and -CE2 low (and A0 = Do not care) as a word register on the combined Odd Data Bus and Even Data Bus (D15-D0). This register may also be accessed by a pair of byte accesses to the offset 0 with -CE1 low and -CE2 high. Note that the address space of this word register overlaps the address space of the Error and Feature byte-wide registers that lie at offset 1. When accessed twice as byte register with -CE1 low, the first byte to be accessed is the even byte of the word and the second byte accessed is the odd byte of the equivalent word access.

A byte access to register 0 with -CE1 high and -CE2 low accesses the error (read) or feature (write) register.

2. Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1.

Register 8 is equivalent to register 0, while register 9 accesses the odd byte. Therefore, if the registers are byte accessed in the order 9 then 8 the data will be transferred odd byte then even byte.

Repeated byte accesses to register 8 or 0 will access consecutive (even then odd) bytes from the data buffer. Repeated word accesses to register 8, 9 or 0 will access consecutive words from the data buffer. Repeated byte accesses to register 9 are not supported. However, repeated alternating byte accesses to registers 8 then 9 will access consecutive (even then odd) bytes from the data buffer. Byte accesses to register 9 access only the odd byte of the data.

3. Address lines that are not indicated are ignored by the CompactFlash Memory Card for accessing all the registers in this table.

## 4.3. Memory Mapped Addressing

**NOTE:** This section does not apply to FlashDrive products.

When the CompactFlash Memory Card registers are accessed via memory references, the registers appear in the common memory space window: 0-2K bytes as shown in Table 4-4.

**Table 4-4. Memory Mapped Decoding**

-REG	A10	A9-A4	A3	A2	A1	A0	Offset	-OE=0	-WE=0	Notes
1	0	X	0	0	0	0	0	Even RD Data	Even WR Data	1
1	0	X	0	0	0	1	1	Error	Features	2
1	0	X	0	0	1	0	2	Sector Count	Sector Count	
1	0	X	0	0	1	1	3	Sector No.	Sector No.	
1	0	X	0	1	0	0	4	Cylinder Low	Cylinder Low	
1	0	X	0	1	0	1	5	Cylinder High	Cylinder High	
1	0	X	0	1	1	0	6	Select Card/Head	Select Card/Head	
1	0	X	0	1	1	1	7	Status	Command	
1	0	X	1	0	0	0	8	Dup. Even RD Data	Dup. Even WR Data	2
1	0	X	1	0	0	1	9	Dup. Odd RD Data	Dup. Odd WR Data	2
1	0	X	1	1	0	1	D	Dup. Error	Dup. Features	2
1	0	X	1	1	1	0	E	Alt Status	Device Ctl	
1	0	X	1	1	1	1	F	Drive Address	Reserved	
1	1	X	X	X	X	0	8	Even RD Data	Even WR Data	3
1	1	X	X	X	X	1	9	Odd RD Data	Odd WR Data	3

**NOTES:** 1. Register 0 is accessed with -CE1 low and -CE2 low as a word register on the combined Odd Data Bus and Even Data Bus (D15-D0). This register may also be accessed by a pair of byte accesses to the offset 0 with -CE1 low and -CE2 high. Note that the address space of this word register overlaps the address space of the Error and Feature byte-wide registers that lie at offset 1. When accessed twice as byte register with -CE1 low, the first byte to be accessed is the even byte of the word and the second byte accessed is the odd byte of the equivalent word access. A byte access to address 0 with -CE1 high and -CE2 low accesses the error (read) or feature (write) register.

2. Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1. Register 8 is equivalent to register 0, while register 9 accesses the odd byte. Therefore, if the registers are byte accessed in the order 9 then 8 the data will be transferred odd byte then even byte. Repeated byte accesses to register 8 or 0 will access consecutive (even then odd) bytes from the data buffer. Repeated word accesses to register 8, 9 or 0 will access consecutive words from the data buffer. Repeated byte accesses to register 9 are not supported. However, repeated alternating byte accesses to registers 8 then 9 will access consecutive (even then odd) bytes from the data buffer. Byte accesses to register 9 access only the odd byte of the data.

3. Accesses to even addresses between 400h and 7FFh access register 8. Accesses to odd addresses between 400h and 7FFh access register 9. This 1 KByte memory window to the data register is provided so that hosts can perform memory to memory block moves to the data register when the register lies in memory space. Some hosts, such as the X86 processors, must increment both the source and destination addresses when executing the memory to memory block move instruction. Some PC Card socket adapters also have auto incrementing address logic embedded within them. This address window allows these hosts and adapters to function efficiently.

Note that this entire window accesses the Data Register FIFO and does not allow random access to the data buffer within the CompactFlash Memory Card.

---

---

## 4.4. True IDE Mode Addressing

When the CompactFlash Memory Card is configured in the True IDE Mode the I/O decoding is as listed in Table 4-5.

**Table 4-5. True IDE Mode I/O Decoding**

-CE2	-CE1	A2	A1	A0	-IORD=0	-IOWR=0
1	0	0	0	0	Even RD Data	Even WR Data
1	0	0	0	1	Error Register	Features
1	0	0	1	0	Sector Count	Sector Count
1	0	0	1	1	Sector No.	Sector No.
1	0	1	0	0	Cylinder Low	Cylinder Low
1	0	1	0	1	Cylinder High	Cylinder High
1	0	1	1	0	Select Card/Head	Select Card/Head
1	0	1	1	1	Status	Command
0	1	1	1	0	Alt Status	Device Control
0	1	1	1	1	Drive Address	Reserved

---

## 4.5. ATA Registers

**NOTE:** In accordance with the PCMCIA specification: each of the registers below which is located at an odd offset address may be accessed at its normal address and also the corresponding even address (normal address -1) using data bus lines (D15-D8) when -CE1 is high and -CE2 is low unless -IOIS16 is high (not asserted) and an I/O cycle is being performed.

---

### 4.5.1. Data Register (Address—1F0[170]; Offset 0, 8, 9)

The Data Register is a 16-bit register, and it is used to transfer data blocks between the Industrial ATA product data buffer and the Host. This register overlaps the Error Register. Table 4-6 describes the combinations of data register access and is provided to assist in understanding the overlapped Data Register and Error/Feature Register rather than to attempt to define general PCMCIA word and byte access modes and operations. See the PCMCIA PC Card Standard Release 2.0 for definitions of the Card Accessing Modes for I/O and Memory cycles.

**NOTE:** Because of the overlapped registers, access to the 1F1, 171 or offset 1 are not defined for word (-CE2 = 0 and -CE1 = 0) operations. SanDisk products treat these accesses as accesses to the Word Data Register. The duplicated registers at offsets 8, 9 and Dh have no restrictions on the operations that can be performed by the socket.

**Table 4-6. Data Register**

Data Register	CE2-	CE1-	A0	Offset	Data Bus
Word Data Register	0	0	X	0,8,9	D15-D0
Even Data Register	1	0	0	0,8	D7-D0
Odd Data Register	1	0	1	9	D7-D0
Odd Data Register	0	1	X	8,9	D15-D8
Error/Feature Register	1	0	1	1, Dh	D7-D0
Error/Feature Register	0	1	X	1	D15-D8
Error/Feature Register	0	0	X	Dh	D15-D8

#### 4.5.2. Error Register (Address—1F1[171]; Offset 1, 0Dh Read Only)

This register contains additional information about the source of an error when an error is indicated in bit 0 of the Status register. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
BBK	UNC	0	IDNF	0	ABRT	0	AMNF

This register is also accessed on data bits D15-D8 during a write operation to offset 0 with -CE2 low and -CE1 high.

- Bit 7 (BBK)** This bit is set when a Bad Block is detected.
- Bit 6 (UNC)** This bit is set when an Uncorrectable Error is encountered.
- Bit 5** This bit is 0.
- Bit 4 (IDNF)** The requested sector ID is in error or cannot be found.
- Bit 3** This bit is 0.
- Bit 2 (Abort)** This bit is set if the command has been aborted because of a status condition: (Not Ready, Write Fault, etc.) or when an invalid command has been issued.
- Bit 1** This bit is 0.
- Bit 0 (AMNF)** This bit is set in case of a general error.

#### 4.5.3. Feature Register (Address—1F1[171]; Offset 1, 0Dh Write Only)

This register provides information regarding features of the Industrial ATA product that the host can utilize. This register is also accessed on data bits D15-D8 during a write operation to Offset 0 with -CE2 low and -CE1 high (except in True IDE Mode operation).

#### 4.5.4. Sector Count Register (Address—1F2[172]; Offset 2)

This register contains the number of sectors of data requested to be transferred on a read or write operation between the host and the CompactFlash Memory Card. If the value in this register is zero, a count of 256 sectors is specified. If the command was successful, this register is zero at command completion. If not successfully completed, the register contains the number of sectors that need to be transferred in order to complete the request.



---

---

#### 4.5.5. Sector Number (LBA 7-0) Register (Address—1F3[173]; Offset 3)

This register contains the starting sector number or bits 7-0 of the Logical Block Address (LBA) for any CompactFlash Memory Card data access for the subsequent command.

---

---

#### 4.5.6. Cylinder Low (LBA 15-8) Register (Address—1F4[174]; Offset 4)

This register contains the low order 8 bits of the starting cylinder address or bits 15-8 of the Logical Block Address.

---

---

#### 4.5.7. Cylinder High (LBA 23-16) Register (Address—1F5[175]; Offset 5)

This register contains the high order bits of the starting cylinder address or bits 23-16 of the Logical Block Address.

---

---

#### 4.5.8. Drive/Head (LBA 27-24) Register (Address 1F6[176]; Offset 6)

The Drive/Head register is used to select the drive and head. It is also used to select LBA addressing instead of cylinder/head/sector addressing. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
1	LBA	1	DRV	HS3	HS2	HS1	HS0

**Bit 7** This bit is set to 1.

**Bit 6** LBA is a flag to select either Cylinder/Head/Sector (CHS) or Logical Block Address Mode (LBA). When LBA=0, Cylinder/Head/Sector mode is selected. When LBA=1, Logical Block Address is selected. In Logical Block Mode, the Logical Block Address is interpreted as follows:  
LBA07-LBA00: Sector Number Register D7-D0.  
LBA15-LBA08: Cylinder Low Register D7-D0.  
LBA23-LBA16: Cylinder High Register D7-D0.  
LBA27-LBA24: Drive/Head Register bits HS3-HS0.

**Bit 5** This bit is set to 1.

**Bit 4 (DRV)** This bit will have the following meaning. DRV is the drive number. When DRV=0, drive (card) 0 is selected. When DRV=1, drive (card) 1 is selected. In PCMCIA Mode operation, Card 0 or 1 is selected using the copy field of the PC Card Socket and Copy configuration register.

**Bit 3 (HS3)** When operating in the Cylinder, Head, Sector mode, this is bit 3 of the head number. It is Bit 27 in the Logical Block Address mode.

**Bit 2 (HS2)** When operating in the Cylinder, Head, Sector mode, this is bit 2 of the head number. It is Bit 26 in the Logical Block Address mode.

**Bit 1 (HS1)** When operating in the Cylinder, Head, Sector mode, this is bit 1 of the head number. It is Bit 25 in the Logical Block Address mode.

**Bit 0 (HS0)** When operating in the Cylinder, Head, Sector mode, this is bit 0 of the head number. It is Bit 24 in the Logical Block Address mode.

---



---

#### 4.5.9. Status and Alternate Status Registers (Address 1F7[177] and 3F6[376]; Offsets 7 and Eh)

These registers return the status when read by the host. Reading the Status register does clear a pending interrupt while reading the Auxiliary Status register does not. The meaning of the status bits are described as follows:

D7	D6	D5	D4	D3	D2	D1	D0
BUSY	RDY	DWF	DSC	DRQ	CORR	0	ERR

- Bit 7 (BUSY)** The busy bit is set when the Industrial ATA product has access to the command buffer and registers and the host is locked out from accessing the command register and buffer. No other bits in this register are valid when this bit is set to a 1.
- Bit 6 (RDY)** RDY indicates whether the device is capable of performing operations requested by the host. This bit is cleared at power up and remains cleared until the Industrial ATA product is ready to accept a command.
- Bit 5 (DWF)** This bit, if set, indicates a write fault has occurred.
- Bit 4 (DSC)** This bit is set when the Industrial ATA product is ready.
- Bit 3 (DRQ)** The Data Request is set when the Industrial ATA product requires that information be transferred either to or from the host through the Data register.
- Bit 2 (CORR)** This bit is set when a Correctable data error has been encountered and the data has been corrected. This condition does not terminate a multi-sector read operation.
- Bit 1 (IDX)** This bit is always set to 0.
- Bit 0 (ERR)** This bit is set when the previous command has ended in some type of error. The bits in the Error register contain additional information describing the error.

---

#### 4.5.10. Device Control Register (Address—3F6[376]; Offset Eh)

This register is used to control the card interrupt request and to issue an ATA soft reset to the card. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
X	X	X	X	1	SW Rst	-IEn	0

- Bit 7** This bit is an X (Do not care).
- Bit 6** This bit is an X (Do not care).
- Bit 5** This bit is an X (Do not care).
- Bit 4** This bit is an X (Do not care).
- Bit 3** This bit is ignored by the card.
- Bit 2 (SW Rst)** This bit is set to 1 in order to force the card to perform an AT Disk controller Soft Reset operation. This does not change the PC Card Configuration Registers (4.3.2 to 4.3.5) as a hardware Reset does. The card remains in Reset until this bit is reset to '0'.
- Bit 1 (-IEn)** The Interrupt Enable bit enables interrupts when the bit is 0. When the bit is 1, interrupts from the card are disabled. This bit also controls the Int bit in the Configuration and Status Register. This bit is set to 0 at power on and Reset.
- Bit 0** This bit is ignored by the card.

---

---

### 4.5.11. Card (Drive) Address Register (Address 3F7[377]; Offset Fh)

This register is provided for compatibility with the AT disk drive interface. It is recommended that this register not be mapped into the host's I/O space because of potential conflicts on Bit 7. The bits are defined as follows:

D7	D6	D5	D4	D3	D2	D1	D0
X	-WTG	-HS3	-HS2	-HS1	-HS0	-nDS1	-nDS0

**Bit 7** This bit is unknown.

Implementation Note:

Conflicts may occur on the host data bus when this bit is provided by a Floppy Disk Controller operating at the same addresses as the Industrial ATA product. Following are some possible solutions to this problem for the PC Card implementation:

1. Locate the Industrial ATA product at a non-conflicting address (i.e., Secondary address (377) or in an independently decoded Address Space when a Floppy Disk Controller is located at the Primary addresses).
2. Do not install a Floppy and an Industrial ATA product in the system at the same time.
3. Implement a socket adapter that can be programmed to (conditionally) tri-state D7 of I/O address 3F7/377 when an Industrial ATA product is installed and conversely to tri-state D6-D0 of I/O address 3F7/377 when a floppy controller is installed.
4. Do not use the Industrial ATA product's Drive Address register. This may be accomplished by either a) If possible, program the host adapter to enable only I/O addresses 1F0-1F7, 3F6 (or 170-177, 176) to the Industrial ATA product or b) if provided use an additional Primary/Secondary configuration in the Industrial ATA product that does not respond to accesses to I/O locations 3F7 and 377. With either of these implementations, the host software must not attempt to use information in the Drive Address Register.

**Bit 6 (-WTG)**

This bit is 0 when a write operation is in progress, otherwise, it is 1.

**Bit 5 (-HS3)**

This bit is the negation of bit 3 in the Drive/Head register.

**Bit 4 (-HS2)**

This bit is the negation of bit 2 in the Drive/Head register.

**Bit 3 (-HS1)**

This bit is the negation of bit 1 in the Drive/Head register.

**Bit 2 (-HS0)**

This bit is the negation of bit 0 in the Drive/Head register.

**Bit 1 (-nDS1)**

This bit is 0 when drive 1 is active and selected.

**Bit 0 (-nDS0)**

This bit is 0 when the drive 0 is active and selected.

## 5. ATA Command Description

This section defines the software requirements and the format of the commands the host sends to the Industrial ATA products. Commands are issued by loading the required registers in the command block with the supplied parameters, and then writing the command code to the Command Register. The manner in which a command is accepted varies. There are three classes (see Table 5-1) of command acceptance, all dependent on the host not issuing commands unless the card is not busy. (The BUSY bit in the status and alternate status registers is 0.)

- Upon receipt of a Class 1 command, the card sets the BUSY bit within 400 nsec.
- Upon receipt of a Class 2 command, the CompactFlash Memory Card sets the BUSY bit within 400 nsec, sets up the sector buffer for a write operation, sets DRQ within 700  $\mu$ sec, and clears the BUSY bit within 400 nsec of setting DRQ.
- Upon receipt of a Class 3 command, the CompactFlash Memory Card sets the BUSY bit within 400 nsec, sets up the sector buffer for a write operation, sets DRQ within 20 msec (assuming no re-assignments), and clears the BUSY bit within 400 nsec of setting DRQ.

### 5.1. ATA Command Set

Table 5-1 summarizes the ATA command set with the paragraphs that follow describing the individual commands and the task file for each.

**Table 5-1. ATA Command Set**

Class	COMMAND	Code	FR	SC	SN	CY	DH	LBA
1	Check Power Mode	E5h or 98h	-	-	-	-	D	-
1	Execute Drive Diagnostic	90h	-	-	-	-	D	-
1	Erase Sector(s) (Note 2)	C0h	-	Y	Y	Y	Y	Y
2	Format Track	50h	-	Y	-	Y	Y	Y
1	Identify Drive	ECh	-	-	-	-	D	-
1	Idle	E3h or 97h	-	Y	-	-	D	-
1	Idle Immediate	E1h or 95h	-	-	-	-	D	-
1	Initialize Drive Parameters	91h	-	Y	-	-	Y	-
1	Read Buffer	E4h	-	-	-	-	D	-
1	Read DMA	C8 or C9	-	Y	Y	Y	Y	Y
1	Read Multiple	C4h	-	Y	Y	Y	Y	Y
1	Read Long Sector	22h or 23h	-	-	Y	Y	Y	Y
1	Read Sector(s)	20h or 21h	-	Y	Y	Y	Y	Y
1	Read Verify Sector(s)	40h or 41h	-	Y	Y	Y	Y	Y
1	Recalibrate	1Xh	-	-	-	-	D	-
1	Request Sense (Note 1)	03h	-	-	-	-	D	-
1	Seek	7Xh	-	-	Y	Y	Y	Y
1	Set Features	EFh	Y	-	-	-	D	-
1	Set Multiple Mode	C6h	-	Y	-	-	D	-
1	Set Sleep Mode	E6h or 99h	-	-	-	-	D	-
1	Stand By	E2h or 96h	-	-	-	-	D	-
1	Stand By Immediate	E0h or 94h	-	-	-	-	D	-

Class	COMMAND	Code	FR	SC	SN	CY	DH	LBA
1	Translate Sector (Note 1)	87h	-	Y	Y	Y	Y	Y
1	Wear Level (Note 1)	F5h	-	-	-	-	Y	-
2	Write Buffer	E8h	-	-	-	-	D	-
2	Write DMA	CA or CB	-	Y	Y	Y	Y	Y
2	Write Long Sector	32h or 33h	-	-	Y	Y	Y	Y
3	Write Multiple	C5h	-	Y	Y	Y	Y	Y
3	Write Multiple w/o Erase (Note 2)	CDh	-	Y	Y	Y	Y	Y
2	Write Sector(s)	30h or 31h	-	Y	Y	Y	Y	Y
2	Write Sector(s) w/o Erase (Note 2)	38h	-	Y	Y	Y	Y	Y
2	Write Verify Sector(s)	3Ch	-	Y	Y	Y	Y	Y

Note 1: These commands are not standard ATA commands but provide additional functionality.

Note 2: These commands are not standard ATA commands and these features are no longer supported with the introduction of 256 Mbit Flash Technology. If one of these commands is issued, the sectors will be erased but there will be no net gain in write performance when using the Write Without Erase command.

Definitions: FR = Features Register, SC = Sector Count Register, SN = Sector Number Register, CY = Cylinder Registers, DH = Card/Drive/Head Register, LBA = Logical Block Address Mode Supported (see command descriptions for use).  
 Y—The register contains a valid parameter for this command. For the Drive/Head Register Y means both the CompactFlash Card and head parameters are used; D—only the CompactFlash Card parameter is valid and not the head parameter.

### 5.1.1. Check Power Mode—98H, E5H

The Check Power Mode command in Table 5-2 checks the power mode.

Table 5-2. Check Power Mode

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E5H or 98H							
C/D/H (6)	X		Drive		X			
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	X							
Feature (1)	X							

If the card is in, going to, or recovering from the sleep mode, the card sets BSY, sets the Sector Count Register to 00h, clears BSY and generates an interrupt. If the card is in Idle mode, the card sets BSY, sets the Sector Count Register to FFh, clears BSY and generates an interrupt.

### 5.1.2. Execute Drive Diagnostic—90H

The Executive Drive Diagnostic command in Table 5-3 performs the internal diagnostic tests implemented by the card.

**Table 5-3. Executive Drive Diagnostic**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	90H							
C/D/H (6)	X		Drive		X			
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	X							
Feature (1)	X							

The Diagnostic codes shown in Table 5-4 are returned in the Error Register at the end of the command.

**Table 5-4. Diagnostic Codes**

Code	Error Type
01h	No Error Detected
02h	Formatter Device Error
03h	Sector Buffer Error
04h	ECC Circuitry Error
05h	Controlling Microprocessor Error
8Xh	Slave Failed (True IDE Mode)

### 5.1.3. Erase Sector(s)—C0H

The Erase Sectors command is shown in Table 5-5.

**Table 5-5. Erase Sectors**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C0H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

The sectors indicated in the task file are left in erased states. Some applications may experience an increase in write performance as a result of this command. Erased sectors return all zero data when read.

### 5.1.4. Format Track—50H

The Format Track command in Table 5-6 is no longer recommended. This command is supported to guarantee backward compatibility.

**Table 5-6. Format Track**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	50H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	X (LBA 7-0)							
Sec Cnt (2)	Count (LBA mode only)							
Feature (1)	X							

This command writes the desired head and cylinder of the selected drive with an FFh pattern. To remain host backward compatible, the card expects a sector buffer of data from the host to follow the command with the same protocol as the Write Sector(s) command although the information in the buffer is not used by the card. If LBA=1 then the number of sectors to format is taken from the Sec Cnt register (0=256).

### 5.1.5. Identify Drive—ECH

The Identify Drive command in Table 5-7 enables the host to receive parameter information from the card. This command has the same protocol as the Read Sector(s) command. The parameter words in the buffer have the arrangement and meanings defined in Table 5-8. All reserved bits or words are zero. Table 5-8 is the definition for each field in the Identify Drive Information.

**NOTES:** PC Card/FlashDrive response differs from CompactFlash.

I-TEMP products report different timing mode support than C-TEMP products.

**Table 5-7. Identify Drive**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	ECH							
C/D/H (6)	X	X	X	Drive	X			
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	X							
Feature (1)	X							

**Table 5-8. Identify Drive Information**

Word Address	Default Value	Total Bytes	Data Field Type Information
0	848AH <sup>(1)</sup>	2	General configuration bit-significant information.
1	XXXX	2	Default number of cylinders.
2	0000H	2	Reserved.
3	XXXX	2	Default number of heads.
4	0000H	2	Number of unformatted bytes per track.
5	0240H	2	Number of unformatted bytes per sector.
6	XXXX	2	Default number of sectors per track.
7-8	XXXX	4	Number of sectors per card (Word 7 = MSW, Word 8 = LSW).
9	0000H	2	Reserved.
10-19	aaaa	20	Serial number in ASCII (Right Justified).
20	0002H	2	Buffer type (dual ported).
21	0002H	2	Buffer size in 512 byte increments.
22	0004H	2	Number of ECC bytes passed on Read/Write Long Commands.
23-26	aaaa	8	Firmware revision in ASCII (Rev M.ms) set by code Big Endian Byte Order in Word.
27-46	aaaa	40	Model number in ASCII (Left Justified) Big Endian Byte Order in Word.
47	0001H	2	Maximum of 1 sector on Read/Write Multiple command.
48	0000H	2	Double Word not supported.
49	0300H <sup>(2)</sup>	2	Capabilities: DMA Supported (bit 8), LBA supported (bit 9).
50	0000H	2	Reserved.
51	0203H	2	PIO data transfer cycle timing mode.
52	0000H	2	Single Word DMA data transfer cycle timing mode (not supported).
53	0003	2	Field validity.
54	XXXX	2	Current numbers of cylinders.
55	XXXX	2	Current numbers of heads.
56	XXXX	2	Current sectors per track.
57-58	XXXX	4	Current capacity in sectors (LBAs) (Word 57 = LSW, Word 58 = MSW).
59	010XH	2	Multiple sector setting is valid.
60-61	XXXX	4	Total number of sectors addressable in LBA Mode.
62	0000H	2	Single Word DMA Transfer (not supported).
63	0407H <sup>(2)</sup>	2	0-7: Multiword DMA modes supported. 15-8: Multiword DMA mode active.
64	0003H	2	Advanced PIO modes supported.
65	0078H <sup>(2)</sup>	2	Minimum Multiword DMA Transfer cycle time per word in ns.
66	0078H <sup>(2)</sup>		Recommended Multiword DMA Transfer cycle time per word in ns.
67	0078H	2	Minimum PIO transfer without flow control.
68	0078H	2	Minimum PIO transfer with IORDY flow control.

<sup>1</sup> CompactFlash and PCMCIA cards in True IDE mode and FlashDrive products report 044AH.

<sup>2</sup> Multiword DMA is supported by SanDisk PCMCIA, and FlashDrive products are supported in IDE mode only. For all unsupported cases, 0100H is reported in word 49, and 0000H is reported in words 52, 63, and 65. CompactFlash products will support multiword DMA in anticipation of the CF Specification Rev. 2.1 release.



---

Word Address	Default Value	Total Bytes	Data Field Type Information
69-127	0000H	130	Reserved.
128-159	0000H	64	Reserved vendor unique bytes.
160-255	0000H	192	Reserved.

---

#### **5.1.5.1. Word 0: General Configuration**

This field informs the host that this is a non-magnetic, hard sectored, removable storage device with a transfer rate greater than 10 mb/sec and is not MFM encoded. CompactFlash products report 848AH in compliance with the CFA specification. In True IDE mode, the product reports 044Ah indicating the drive is not removable.

---

#### **5.1.5.2. Word 1: Default Number of Cylinders**

This field contains the number of translated cylinders in the default translation mode. This value will be the same as the number of cylinders.

---

#### **5.1.5.3. Word 3: Default Number of Heads**

This field contains the number of translated heads in the default translation mode.

---

#### **5.1.5.4. Word 4: Number of Unformatted Bytes per Track**

This field contains the number of unformatted bytes per translated track in the default translation mode.

---

#### **5.1.5.5. Word 5: Number of Unformatted Bytes per Sector**

This field contains the number of unformatted bytes per sector in the default translation mode.

---

#### **5.1.5.6. Word 6: Default Number of Sectors per Track**

This field contains the number of sectors per track in the default translation mode.

---

#### **5.1.5.7. Words 7-8: Number of Sectors per Card**

This field contains the number of sectors of the product. This double word value is also the first invalid address in LBA translation mode.

---

#### **5.1.5.8. Words 10-19: Memory Card Serial Number**

The contents of this field are right justified and padded with spaces (20h).

---

---

**5.1.5.9. Word 20: Buffer Type**

This field defines the buffer capability with the 0002h meaning a dual ported multi-sector buffer capable of simultaneous data transfers to or from the host and the card.

---

**5.1.5.10. Word 21: Buffer Size**

This field defines the buffer capacity of 2 sectors or 1 kilobyte of SRAM.

---

**5.1.5.11. Word 22: ECC Count**

This field defines the number of ECC bytes used on each sector in the Read and Write Long commands.

---

**5.1.5.12. Words 23-26: Firmware Revision**

This field contains the revision of the firmware for this product.

---

**5.1.5.13. Words 27-46: Model Number**

This field contains the model number for this product and is left justified and padded with spaces (20h).

---

**5.1.5.14. Word 47: Read/Write Multiple Sector Count**

This field contains the maximum number of sectors that can be read or written per interrupt using the Read Multiple or Write Multiple commands.

---

**5.1.5.15. Word 48: Double Word Support**

This field indicates this product will not support double word transfers.

---

**5.1.5.16. Word 49: Capabilities**

This field indicates if this product supports DMA Data transfers and LBA mode. All SanDisk products support LBA mode. Multiword DMA operation is supported by PCMCIA products in IDE mode and FlashDrive products. After CF Specification, Rev 2.1 releases, CompactFlash cards will be available with multiword DMA functionality.

---

---

#### **5.1.5.17. Word 51: PIO Data Transfer Cycle Timing Mode**

The PIO transfer timing for Standard and Extended Temperature products fall into categories that have different parametric timing specifications. To determine the proper device timing category, compare the Cycle Time specified in In Table 3-15,  $t_0$  is the minimum total cycle time,  $t_2$  is the minimum command active time, and  $t_{2i}$  is the minimum command recovery time or command inactive time. The actual cycle time equals the sum of the actual command active time and the actual command inactive time. The three timing requirements of  $t_0$ ,  $t_2$ , and  $t_{2i}$  shall be met. The minimum total cycle time requirements are greater than the sum of  $t_2$  and  $t_{2i}$ . This means a host implementation may lengthen either or both  $t_2$  or  $t_{2i}$  to ensure that  $t_0$  is equal to or greater than the value reported in the devices IDENTIFY DEVICE data. A device implementation shall support any legal host implementation.

The *IORD-data tri-state* parameter specifies the time from the negation edge of /IORD to the time that the data bus is no longer driven by the device (tri-state).

Table 3-15 with the contents of this field.

**NOTE:** For backward compatibility with BIOSs written before Word 64 was defined for advanced modes, a device reports in Word 51 the highest original PIO mode it can support (i.e., PIO mode 0, 1 or 2).

---

#### **5.1.5.18. Word 52: Single Word DMA Data Transfer Cycle Timing Mode**

This field states this product doesn't support Single Word DMA data transfer mode.

---

#### **5.1.5.19. Word 53: Translation Parameters Valid**

Bit 0 of this field is set, indicating that words 54 to 58 are valid and reflect the current number of cylinders, heads and sectors. Bit 1 is also set, indicating values in words 64 through 70 are valid.

---

#### **5.1.5.20. Words 54-56: Current Number of Cylinders, Heads, Sectors/Track**

These fields contains the current number of user addressable Cylinders, Heads, and Sectors/Track in the current translation mode.

---

#### **5.1.5.21. Words 57-58: Current Capacity**

This field contains the product of the current cylinders times heads times sectors.

---

#### **5.1.5.22. Word 59: Multiple Sector Setting**

This field contains a validity flag in the odd byte and the current number of sectors that can be transferred per interrupt for R/W Multiple in the even byte. The odd byte is always 01H, which indicates that the even byte is always valid.

---

---

The even byte value depends on the value set by the Set Multiple command. The even byte of this word by default contains a 00H, which indicates that R/W Multiple commands are not valid. The only other value returned by the card in the even byte is a 01H value, which indicates that 1 sector per interrupt, can be transferred in R/W Multiple mode.

---

#### **5.1.5.23. Words 60-61: Total Sectors Addressable in LBA Mode**

This field contains the number of sectors addressable for the card in LBA mode only.

---

#### **5.1.5.24. Word 64: Advanced PIO Transfer Modes Supported**

In Standard Temperature products, bits 0 and 1 of this field are set to indicate support for PIO transfer modes 3 and 4, respectively.

---

#### **5.1.5.25. Word 65: Minimum Multiword DMA Transfer Cycle Time per Word**

Word 65 of the parameter information of the IDENTIFY DEVICE command is defined as the Minimum Multiword DMA Transfer Cycle Time Per Word. This field defines, in nanoseconds, the minimum cycle time that the device can support when performing Multiword DMA transfers on a per word basis.

CompactFlash products support multiword DMA in anticipation of the CF Specification Rev. 2.1 release.

---

#### **5.1.5.26. Word 66: Recommended Multiword DMA Cycle Time**

Word 66 of the parameter information of the IDENTIFY DEVICE command is defined as the Recommended Multiword DMA Transfer Cycle Time. This field defines, in nanoseconds, the minimum cycle time per word during a single sector host transfer while performing a multiple sector READ DMA or WRITE DMA commands over all locations on the media under minimal conditions. If a host runs at a faster cycle rate by operating at a cycle time of less than this value, the device may negate DMARQ for flow control. The rate at which DMARQ is negated could result in reduced throughput despite the faster cycled rate. Transfer at this rate does not ensure that flow control will not be used, but implies that higher performance *may* result.

CompactFlash products support multiword DMA in anticipation of the CF Specification Rev. 2.1 release.

---

#### **5.1.5.27. Word 67: Minimum PIO Transfer Cycle Time Without Flow Control**

This field indicates in nanoseconds, the minimum cycle time that, if used by the host, the card guarantees data integrity during the cycle without utilization of flow control.

---

#### **5.1.5.28. Word 68: Minimum PIO Transfer Cycle Time With Flow Control**

This field indicates in nanoseconds, the minimum cycle time the card supports while performing data transfers using flow control.

### 5.1.6. Idle—97H, E3H

The Idle command in Table 5-9 causes the card to set BSY, enter the Idle (Read) mode, clear BSY and generate an interrupt. If the sector count is non-zero, it is interpreted as a timer count with each count being 5 milliseconds and the automatic power down mode is enabled. If the sector count is zero, the automatic power down mode is disabled. Note that this time base (5 msec) is different from the ATA specification.

**Table 5-9. Idle**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E3H or 97H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)	Timer Count (5 msec increments)							
Feature (1)					X			

### 5.1.7. Idle Immediate—95H, E1H

**Table 5-10. Idle Immediate**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E1H or 95H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

### 5.1.8. Initialize Drive Parameters—91H

The Initialize Drive Parameters command in Table 5-11 causes the card to set BSY, enter the Idle (Read) mode, clear BSY and generate an interrupt. This command enables the host to set the number of sectors per track and the number of heads per cylinder. Only the Sector Count and the Card/Drive/Head registers are used by this command.

**Table 5-11. Initialize Drive Parameters**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	91H							
C/D/H (6)	X	0	X	Drive	Max Head (no. of heads-1)			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					Number of Sectors			
Feature (1)					X			

**NOTE:** SanDisk recommends NOT using this command in any system because DOS determines the offset to the Boot Record based on the number of heads and sectors per track. If a card is “Formatted” with one head and sector per track value, the same card will not operate correctly with DOS configured with another heads and sectors per track value.

### 5.1.9. Read Buffer—E4H

The Read Buffer command in Table 5-12 enables the host to read the current contents of the CompactFlash Memory Card’s sector buffer. This command has the same protocol as the Read Sector(s) command.

**Table 5-12. Read Buffer**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E4H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

### 5.1.10. Read DMA Command—C8H, C9H

The Read DMA command in Table 5-13 executes in a similar manner to the READ SECTOR(S) command except for the following:

- The host initialises the DMA channel prior to issuing the command.
- Data transfers are qualified by DMARQ and are performed by the DMA channel.
- The device issues only one interrupt per command to indicate that data transfer has terminated and status is available.

During the DMA transfer phase of a Read DMA command, the device provides status of the BSY bit or the DRQ bit until the command is completed.

**Table 5-13. Read DMA**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C8H or C9H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

### 5.1.11. Read Multiple—C4H

The Read Multiple command in Table 5-14 performs similarly to the Read Sectors command. Interrupts are not generated on every sector, but on the transfer of a block, which contains the number of sectors defined by a Set Multiple, command.

**Table 5-14. Read Multiple**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C4H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

**NOTE:** The current revision of the card only supports a block count of 1 as indicated in the Identify Drive Information command. This command is provided for compatibility with future products that may support a larger block count.

Command execution is identical to the Read Sectors operation except that the number of sectors defined by a Set Multiple command is transferred without intervening interrupts. DRQ qualification of the transfer is required only at the start of the data block, not on each sector.

The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which must be executed prior to the Read Multiple command. When the Read Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the block count, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for n sectors, where:

$$n = (\text{sector count}) - \text{module} (\text{block count}).$$

If the Read Multiple command is attempted before the Set Multiple Mode command has been executed or when Read Multiple commands are disabled, the Read Multiple operation is rejected with an Aborted Command error. Disk errors encountered during Read Multiple commands are posted at the beginning of the block or partial block transfer, but DRQ is still set and the data transfer will take place as it normally would, including transfer of corrupted data, if any.

Interrupts are generated when DRQ is set at the beginning of each block or partial block. The error reporting is the same as that on a Read Sector(s) Command. This command reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register.

At command completion, the Command Block Registers contain the cylinder, head and sector number of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The flawed data is pending in the sector buffer.

Subsequent blocks or partial blocks are transferred only if the error was a correctable data error. All other errors cause the command to stop after transfer of the block that contained the error.

### 5.1.12. Read Long Sector—22H, 23H

The Read Long command in Table 5-15 performs similarly to the Read Sector(s) command except that it returns 516 bytes of data instead of 512 bytes. During a Read Long command, the card does not check the ECC bytes to determine if there has been a data error. Only single sector read long operations are supported. The transfer consists of 512 bytes of data transferred in word mode followed by 4 bytes of random data transferred in byte mode. Random data is returned instead of ECC bytes because of the nature of the ECC system used. This command has the same protocol as the Read Sector(s) command.

**Table 5-15. Read Long Sector**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	22H or 23H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							



### 5.1.13. Read Sector(s)—20H, 21H

The Read Sector(s) command in Table 5-16 reads from 1 to 256 sectors as specified in the Sector Count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is issued and after each sector of data (except the last one) has been read by the host, the card sets BSY, puts the sector of data in the buffer, sets DRQ, clears BSY, and generates an interrupt. The host then reads the 512 bytes of data from the buffer.

At command completion, the Command Block Registers contain the cylinder, head and sector number of the last sector read. If an error occurs, the read terminates at the sector where the error occurred. The Command Block Registers contain the cylinder, head, and sector number of the sector where the error occurred. The flawed data is pending in the sector buffer.

**Table 5-16. Read Sectors**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	20H or 21H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

### 5.1.14. Read Verify Sector(s)—40H, 41H

The Read Verify Sector(s) command in Table 5-17 is identical to the Read Sectors command, except that DRQ is never set and no data is transferred to the host. When the command is accepted, the CompactFlash Memory Card sets BSY.

When the requested sectors have been verified, the card clears BSY and generates an interrupt. Upon command completion, the Command Block Registers contain the cylinder, head, and sector number of the last sector verified.

If an error occurs, the verify terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The Sector Count Register contains the number of sectors not yet verified.

**Table 5-17. Read Verify Sectors**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	40H or 41H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

### 5.1.15. Recalibrate—1XH

The Recalibrate command in Table 5-18 is effectively a NOP command to the card and is provided for compatibility purposes. After this command is executed the Cyl High and Cyl Low as well as the Head number will be 0 and Sec Num will be 1 if LBA=0 and 0 if LBA=1 (i.e., the first block in LBA is 0 while CHS mode the sector number starts at 1).

**Table 5-18. Recalibrate**

Bit ->	7	6	5	4	3	2	1	0	
Command (7)	1XH								
C/D/H (6)	1	LBA	1	Drive	X				
Cyl High (5)					X				
Cyl Low (4)					X				
Sec Num (3)					X				
Sec Cnt (2)					X				
Feature (1)					X				

### 5.1.16. Request Sense—03H

The Request Sense command in Table 5-19 requests an extended error code after a command ends with an error.

**Table 5-19. Request Sense**

Bit ->	7	6	5	4	3	2	1	0	
Command (7)	03H								
C/D/H (6)	1	X	1	Drive	X				
Cyl High (5)					X				
Cyl Low (4)					X				
Sec Num (3)					X				
Sec Cnt (2)					X				
Feature (1)					X				

Table 5-20 defines the valid extended error codes for Industrial ATA products. The extended error code is returned to the host in the Error Register. This command must be the next command issued to the card following the command that returned an error.

**Table 5-20. Extended Error Codes**

Extended Error Code	Description
00h	No Error Detected
01h	Self Test OK (No Error)
09h	Miscellaneous Error
20h	Invalid Command
21h	Invalid Address (Requested Head or Sector Invalid)
2Fh	Address Overflow (Address Too Large)
35h, 36h	Supply or generated Voltage Out of Tolerance
11h	Uncorrectable ECC Error
18h	Corrected ECC Error
05h, 30-34h, 37h, 3Eh	Self Test or Diagnostic Failed
10h, 14h	ID Not Found
3Ah	Spare Sectors Exhausted
1Fh	Data Transfer Error/Aborted Command
0Ch, 38H, 3Bh, 3Ch, 3Fh	Corrupted Media Format
03h	Write/Erase Failed

### 5.1.17. Seek—7XH

The Seek command in Table 5-21 is effectively a NOP command to the card although it does perform a range check of cylinder and head or LBA address and returns an error if the address is out of range.

**Table 5-21. Seek**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	7XH							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	X (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							

## 5.1.18. Set Features—EFH

The Set Features command in Table 5-22 is used by the host to establish or select certain features.

**Table 5-22. Set Features**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	EFH							
C/D/H (6)	X		Drive		X			
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	Config							
Feature (1)	Feature							

Table 5-23 defines all features that are supported. Please note that the 9AH feature is unique to the CompactFlash Memory Card and are not part of the ATA Specification.

**Table 5-23. Features Supported**

Feature	Operation
01H	Enable 8-bit data transfer.
03H	Set Transfer mode based on value in Sector Count register.
55H	Disable Read Look Ahead.
66H	Disable Power on Reset (POR) establishment of defaults at Soft Reset.
69H	Accepted for backward compatibility with the legacy SanDisk ATA products but has no impact on the card.
81H	Disable 8-bit data transfer.
96H	Accepted for backward compatibility with the legacy SanDisk ATA products but has no impact on the card.
9AH	Accepted for backward compatibility with the legacy SanDisk ATA products, but has no impact on the card.
BBH	4 bytes of data apply on Read/Write Long commands.
CCH	Enable Power on Reset (POR) establishment of defaults at Soft Reset.

Features 01H and 81H are used to enable and clear 8 bit data transfer mode. If the 01H feature command is issued, all data transfers will occur on the low order D7-D0 data bus and the IOIS16 signal will not be asserted for data register accesses.

Features 55H and BBH are the default features for the card; thus, the host does not have to issue this command with these features unless it is necessary for compatibility reasons.

Feature 9AH is accepted for backward compatibility with legacy SanDisk ATA products but has no impact on the card. SanDisk does not recommend the use of this command in new designs.

Features 66H and CCH can be used to enable and disable whether the Power On Reset (POR) Defaults will be set when a soft reset occurs. The default setting is to revert to the POR defaults when a soft reset occurs. POR defaults the number of heads and sectors along with 16 bit data transfers and the read/write multiple block count.

A host can choose the transfer mechanism by Set Transfer mode and specifying a value in the Sector Count register. The upper 5 bits define the type of transfer and the low order 3 bits encode the mode value (refer to Table 5-24).

**Table 5-24. Features Supported**

PIO Default Transfer Mode	00000 00d
PIO Flow Control Transfer Mode x	00001 nnn
Multiword DMA Mode x	00100 nnn
Reserved	01000 nnn
Reserved	01000 nnn

**NOTE:** “nnn” is a valid mode number in binary, “x” is the mode number in decimal for the associated transfer type, and “d” is ignored.

### 5.1.19. Set Multiple Mode—C6H

The Set Multiple Mode command in Table 5-25 enables the card to perform Read and Write Multiple operations and establishes the block count for these commands. The Sector Count Register is loaded with the number of sectors per block. The current version of the card supports only a block size of 1 sector per block. Future versions may support larger block sizes. Upon receipt of the command, the product sets BSY to 1 and checks the Sector Count Register.

**Table 5-25. Set Multiple Mode**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C6H							
C/D/H (6)		X		Drive			X	
Cyl High (5)	X							
Cyl Low (4)	X							
Sec Num (3)	X							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

If the Sector Count Register contains a valid value and the block count is supported, the value is loaded for all subsequent Read Multiple and Write Multiple commands and execution of those commands is enabled. If a block count is not supported, an Aborted Command error is posted, and Read Multiple and Write Multiple commands are disabled. If the Sector Count Register contains 0 when the command is issued, Read and Write Multiple commands are disabled. At power on, or after a hardware or (unless disabled by a Set Feature command) software reset, the default mode is Read and Write Multiple disabled.

### 5.1.20. Set Sleep Mode- 99H, E6H

The Set Sleep Mode command in Table 5-26 causes the card to set BSY, enter the Sleep mode, clear BSY and generate an interrupt. Recovery from sleep mode is accomplished by simply issuing another command (a reset is permitted but not required). Sleep mode is also entered when internal timers expire so the host does not need to issue this command except when it wishes to enter Sleep mode immediately. The default value for the read to sleep timer is 5 milliseconds. Note that this time base (5 msec) is different from the ATA Specification.

**Table 5-26. Set Sleep Mode**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E6H or 99H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

**5.1.21. Standby—96H, E2H**

The Standby command in Table 5-27 causes the card to set BSY, enter the Sleep mode (which corresponds to the ATA “Standby” Mode), clear BSY, and return the interrupt immediately. Recovery from sleep mode is accomplished by simply issuing another command (a reset is not required).

**Table 5-27. Standby**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E2H or 96H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

**5.1.22. Standby Immediate—94H, E0H**

The Standby Immediate command in Table 5-28 causes the card to set BSY, enter the Sleep mode (which corresponds to the ATA “Standby” Mode), clear BSY and return the interrupt immediately. Recovery from sleep mode is accomplished by simply issuing another command (a reset is not required).

**Table 5-28. Standby Immediate**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E0H or 94H							
C/D/H (6)	X		Drive		X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			

### 5.1.23. Translate Sector—87H

When the Translate Sector command in Table 5-29 is issued, the controller responds with a 512-byte buffer of information on the desired cylinder, head and sector with the actual Logical Address.

**Table 5-29. Translate Sector**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	87H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							

Table 5-30 represents the information in the buffer. Please note that this command is unique to SanDisk Industrial ATA products.

**Table 5-30. Translate Sector Information**

Address	Information
00	Head
01-02	Cylinder
03	Sector
04-07	LBA
08	Chip
09-0A	Block
0B	Page
0C-1FF	Reserved

### 5.1.24. Wear Level—F5H

The Wear Level command in Table 5-31 is effectively a NOP command and only implemented for backward compatibility with earlier SanDisk SDP series products. The Sector Count Register will always be returned with a 00H indicating Wear Level is not needed.

**Table 5-31. Wear Level**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	F5H							
C/D/H (6)	X	X	X	Drive	Flag			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)	Completion Status							
Feature (1)					X			

### 5.1.25. Write Buffer—E8H

The Write Buffer command in Table 5-32 enables the host to overwrite contents of the card's sector buffer with any data pattern desired. This command has the same protocol as the Write Sector(s) command and transfers 512 bytes.

**Table 5-32. Write Buffer**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	E8H							
C/D/H (6)	X			Drive	X			
Cyl High (5)					X			
Cyl Low (4)					X			
Sec Num (3)					X			
Sec Cnt (2)					X			
Feature (1)					X			



---



---

### 5.1.26. Write DMA Command—CAH, CBH

The Write DMA command in Table 5-33 executes in a similar manner to WRITE SECTOR(S) except for the following:

- The host initialised the DMA channel prior to issuing the command.
- Data transfers are qualified by DMARQ and are performed by the DMA channel.
- The device issues only one interrupt per command to indicate that data transfer has terminated and status is available.

During the execution of a Write DMA command, the device provides status of the BSY bit or the DRQ bit until the command is completed.

**Table 5-33. Write DMA**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	CAH or CBH							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

---

### 5.1.27. Write Long Sector—32H, 33H

The Write Multiple command in Table 5-34 is provided for compatibility purposes and is similar to the Write Sector(s) command except that it writes 516 bytes instead of 512 bytes. Only single sector Write Long operations are supported. The transfer consists of 512 bytes of data transferred in word mode followed by 4 bytes of ECC transferred in byte mode. Because of the unique nature of the solid-state card, the four bytes of ECC transferred by the host cannot be used by the card. The card discards these four bytes and writes the sector with valid ECC fields. This command has the same protocol as the Write Sector(s) command.

**Table 5-34. Write Long Sector**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	32H or 33H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	X							
Feature (1)	X							

---



---

## 5.1.28. Write Multiple Command—C5H

The Write Multiple command in Table 5-35 is similar to the Write Sectors command. The card sets BSY within 400 nsec of accepting the command. Interrupts are not presented on each sector but on the transfer of a block that contains the number of sectors defined by Set Multiple. Command execution is identical to the Write Sectors operation except that the number of sectors defined by the Set Multiple command is transferred without intervening interrupts.

**Table 5-35. Write Multiple Command**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	C5H							
C/D/H (6)	X	LBA	X	Drive	Head			
Cyl High (5)	Cylinder High							
Cyl Low (4)	Cylinder Low							
Sec Num (3)	Sector Number							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

**NOTE:** The current revision of the Industrial ATA product only supports a block count of 1 as indicated in the Identify Drive Command information. This command is provided for compatibility with future products that may support a larger block count.

DRQ qualification of the transfer is required only at the start of the data block, not on each sector. The block count of sectors to be transferred without intervening interrupts is programmed by the Set Multiple Mode command, which must be executed prior to the Write Multiple command.

When the Write Multiple command is issued, the Sector Count Register contains the number of sectors (not the number of blocks or the block count) requested. If the number of requested sectors is not evenly divisible by the sector/block, as many full blocks as possible are transferred, followed by a final, partial block transfer. The partial block transfer is for  $n$  sectors, where:

$$n = \text{remainder (sector count/block count)}.$$

If the Write Multiple command is attempted before the Set Multiple Mode command has been executed or when Write Multiple commands are disabled, the Write Multiple operation will be rejected with an aborted command error.

Errors encountered during Write Multiple commands are posted after the attempted writes of the block or partial block transferred. The Write command ends with the sector in error, even if it is in the middle of a block. Subsequent blocks are not transferred in the event of an error. Interrupts are generated when DRQ is set at the beginning of each block or partial block.

The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred and the Sector Count Register contains the residual number of sectors that need to be transferred for successful completion of the command e.g., each block has 4 sectors, a request for 8 sectors is issued and an error occurs on the third sector. The Sector Count Register contains 6 and the address is that of the third sector.

### 5.1.29. Write Multiple without Erase—CDH

SanDisk does not recommend the use of the Write Multiple without Erase command in new designs but it is supported as a normal Write Sectors command for backward compatibility reasons.

**Table 5-36. Write Multiple without Erase**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	CDH							
C/D/H (6)	X	LBA	X	Drive	Head			
Cyl High (5)	Cylinder High							
Cyl Low (4)	Cylinder Low							
Sec Num (3)	Sector Number							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

### 5.1.30. Write Sector(s)—30H, 31H

The Write Sectors command in Table 5-37 writes from 1 to 256 sectors as specified in the Sector Count Register. A sector count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is accepted, the card sets BSY, then sets DRQ and clears BSY, then waits for the host to fill the sector buffer with the data to be written. No interrupt is generated to start the first buffer fill operation. No data should be transferred by the host until BSY has been cleared by the host.

**Table 5-37. Write Sectors**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	30H or 31H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

For multiple sectors, after the first sector of data is in the buffer, BSY will be set and DRQ will be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It will remain in this state until the command is completed at which time BSY is cleared and an interrupt is generated.

If an error occurs during a write of more than one sector, writing terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The host may then read the command block to determine what error has occurred, and on which sector.

### 5.1.31. Write Sector(s) without Erase—38H

SanDisk does not recommend the use of this command in new designs but it is supported as a normal Write Sectors command for backward compatibility reasons.

**Table 5-38. Write Sectors without Erase**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	38H							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

### 5.1.32. Write Verify Sector(s)—3CH

The Write Verify Sector(s) command in Table 5-39 writes from 1 to 256 sectors as specified in the Sector Count Register. A sector count of zero requests 256 sectors. The transfer begins at the sector specified in the Sector Number Register. When this command is accepted, the card sets BSY, then sets DRQ and clears BSY, then waits for the host to fill the sector buffer with the data to be written. No interrupt is generated to start the first buffer fill operation. No data should be transferred by the host until BSY has been cleared by the host.

**Table 5-39. Write Verify Sectors**

Bit ->	7	6	5	4	3	2	1	0
Command (7)	3CH							
C/D/H (6)	1	LBA	1	Drive	Head (LBA 27-24)			
Cyl High (5)	Cylinder High (LBA 23-16)							
Cyl Low (4)	Cylinder Low (LBA 15-8)							
Sec Num (3)	Sector Number (LBA 7-0)							
Sec Cnt (2)	Sector Count							
Feature (1)	X							

For multiple sectors, after the first sector of data is in the buffer, BSY will be set and DRQ will be cleared. After the next buffer is ready for data, BSY is cleared, DRQ is set and an interrupt is generated. When the final sector of data is transferred, BSY is set and DRQ is cleared. It will remain in this state until the command is completed at which time BSY is cleared and an interrupt is generated.

If an error occurs during a write of more than one sector, writing terminates at the sector where the error occurs. The Command Block Registers contain the cylinder, head and sector number of the sector where the error occurred. The host may then read the command block to determine what error has occurred, and on which sector.

## 5.2. Error Posting

Table 5-40 summarizes the valid status and error value for all the ATA Command set.

**Table 5-40. Error and Status Register**

Command	Error Register					Status Register				
	BBK	UNC	IDNF	ABRT	AMNF	DRDY	DWF	DSC	CORR	ERR
Check Power Mode				V		V	V	V		V
Execute Drive Diagnostic <sup>(1)</sup>						V		V		V
Erase Sector(s)	V		V	V	V	V	V	V		V
Format Track			V	V	V	V	V	V		V
Identify Drive				V		V	V	V		V
Idle				V		V	V	V		V
Idle Immediate				V		V	V	V		V
Initialize Drive Parameters						V		V		V
Read Buffer				V		V	V	V		V
Read DMA <sup>(2)</sup>	V	V	V	V	V	V	V	V	V	V
Read Multiple	V	V	V	V	V	V	V	V	V	V
Read Long Sector	V		V	V	V	V	V	V		V
Read Sector(s)	V	V	V	V	V	V	V	V	V	V
Read Verify Sectors	V	V	V	V	V	V	V	V	V	V
Recalibrate				V		V	V	V		V
Request Sense				V		V		V		V
Seek			V	V		V	V	V		V
Set Features				V		V	V	V		V
Set Multiple Mode				V		V	V	V		V
Set Sleep Mode				V		V	V	V		V
Stand By				V		V	V	V		V
Stand By Immediate				V		V	V	V		V
Translate Sector	V		V	V	V	V	V	V		V
Wear Level	V	V	V	V	V	V	V	V		V
Write Buffer				V		V	V	V		V
Write DMA <sup>(2)</sup>	V		V	V		V	V			V
Write Long Sector	V		V	V	V	V	V	V		V
Write Multiple	V		V	V	V	V	V	V		V

<sup>1</sup> See Table 5-2.

<sup>2</sup> CompactFlash products support multiword DMA in anticipation of the CF Specification Rev. 2.1 release.. PCMCIA products support multiword DMA operation in True IDE mode only.

Command	Error Register					Status Register				
	BBK	UNC	IDNF	ABRT	AMNF	DRDY	DWF	DSC	CORR	ERR
Write Multiple w/o Erase	V		V	V	V	V	V	V		V
Write Sector(s)	V		V	V	V	V	V	V		V
Write Sector(s) w/o Erase	V		V	V	V	V	V	V		V
Write Verify Sector(s)	V		V	V	V	V	V	V		V
Invalid Command Code				V		V	V	V		V

V = valid on this command.

---

*This page intentionally left blank.*

## 6. CIS Description

This section describes the Card Information Structure (CIS) for the CompactFlash and PCMCIA Memory Cards.

**NOTE:** This section does not apply to FlashDrive products.

**Table 6-1. Card Information Structure**

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
000h	01h	CISTPL_DEVICE								Device Info Tuple	Tuple Code
002h	03h									Link is 3 bytes	Link to next Tuple
004h	D9	Dev ID Type Dh = I/O			W 1	Speed 1h =250ns				I/O Device, No WPS, speed=250ns if no wait	Device ID, WPS, Speed
006h	01h	#address unit-1 = 1 unit			Size Code = 2K units					(One) 2 Kilobytes of address space	Device Size
008h	FFh	List End Marker								End of device info field	End Marker
00Ah	1Ch	CISTPL_DEVICE_OC								Other Conditions Info Tuple	Tuple Code
00Ch	05h									Link is 5 bytes	Link to next tuple
00Eh	03h	Reserved 0						3 0	W 1	Conditions: 3V operation is allowed, and WAIT is used	3 Volts Operation, Wait Function
010h	D9h	Dev ID Type Dh = I/O			W 1	Speed 1h = 250 ns				I/O Device, No WPS, speed = 250 ns if no wait	Device ID, WPS, Speed
012h	01h	#address unit-1 = 1 unit			Size Code = 2K units					(One) 2Kilobytes of address space	Device Size
014h	FFh	List End Marker								End of device info field	End Marker
016h	00h	Not Used								Note used	Not Used
018h	18h	CISTPL_JEDEC_C								JEDEC ID Common Mem	Tuple Code
01Ah	02h									Link is 2 bytes	Link Length
01Ch	DFh	PCMCIA JEDEC Manufacturer's ID								First Byte of JEDEC ID for SanDisk PC Card-ATA 12V	Byte 1, JEDEC ID of Device 1 (0-2K)
01Eh	01h	PCMCIA Code for PC Card-ATA No Vpp Required								Second Byte of JEDEC ID	Byte 2, JEDEC ID
020h	20h	CISTPL_MANFID								Manufacturer's ID Tuple	Tuple Code
022h	04h									Link is 4 bytes	Link Length
024h	45h	Low Byte of PCMCIA Manufacturer's Code								SanDisk JEDEC Manufacturer's ID	Low Byte of PCMCIA Mfg ID
026h	00h	High Byte of PCMCIA Manufacturer's Code								Code of 0 because other byte is JEDEC 1 byte Manufacturer's ID	High Byte of PCMCIA Mfg ID
028h	01h	Low Byte of Product Code								SanDisk Code for SDP Series	Low Byte Product Code
02Ah	04h	High Byte of Product Code								SanDisk Code for PC Card ATA	High Byte Product Code



Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
02Ch	15h	CISTPL_VER_1								Level 1 version/product info	Tuple Code
02Eh	17h									Link to next tuple is 23 bytes	Link Length
030h	04h	TPPLV1_MAJOR								PCMCIA 2.0/JEIDA 4.1	Major Version
032h	01h	TPPLV1_MINOR								PCMCIA 2.0/JEIDA 4.1	Minor Version
034h	53h	ASCII Manufacturer String								'S'	String 1
036h	97h									'a'	
038h	6Eh									'n'	
03Ah	44h									'D'	
03Ch	69h									'i'	
03Eh	73h									's'	
040h	6Bh									'k'	
042h	00h	End of Manufacturer String								Null terminator	
044h	53h	ASCII Product Name String								'S'	Info String 2
046h	44h									'D'	
048h	50h									'P'	
04Ah	00h	End of Product Name String								Null terminator	
04Ch	35h									'5'	Info String 3
04Eh	2Fh									'/'	
050h	33h									'3'	
052h	20h									''	
054h	30h	SanDisk Card CIS Revision Number								'0'	
056h	2Eh									':'	
058h	36h									'6'	
05Ah	00h	End of CIS Revision Number								Null terminator	
05Ch	FFh	End of List Marker								FFh List terminator	No Info String 4
05Eh	80h	CISTPL_VEND_SPECIF_80								SanDisk Parameters Tuple	Tuple Code
060h	03h	(Field Bytes 3-4 taken as 0)								Link length is 3 byte	Link to next tuple and length of info in this tuple

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
062h	14h	W	12	NI	PP	P D N A	R I A	R I R	SP	No Wear Level and NO Vpp W:No Wear Level 12:Vpp Not used on Write NI:-INPACK connected PP:Programmable Power PDNA:Pwr Down Not Abort--Cmd RIA:RBSy, ATBSy connected RIR:RBSy Inhibited at Reset SP:No Security Present This definition applies only to cards with Manufacturer's ID tuple 1st 3 bytes 45 00 01.	SanDisk Fields, 1 to 4 bytes limited by link length.
064h	08h	R	R	R	R	E	T P R	T A R	R8	R8:8 bit ROM present TAR:Temp Bsy on AT Reset TPR:Temp Bsy on PCMCIA--Reset E:Erase Ahead Available R:Reserved, 0 for now This definition applies only to card with Manufacturer's ID tuple 1st 3 bytes 45 00 01.	SanDisk Fields, 1 to 4 bytes limited by link length.
066h	00h										For Specific platform use Only
068h	21h	CISTPL_FUNCID								Function ID Tuple	Tuple Code
06Ah	02h									Link length is 2 bytes	Link to next tuple
06Ch	04h	Function Type Code								Disk Function	Function Code
06Eh	01h	R	R	R	R	R	R	R	P	Attempt installation at Post P:Install at POST R:Reserved(0)	
070h	22h	CISTPL_FUNCE								Function Extension Tuple	Tuple Code
072h	02h									Link length is 2 bytes	Link to next tuple
074h	01h	Disk Function Extension Tuple Type								Extension tuple describes the Interface Protocol	Extension Tuple Type for Disk
076h	01h	Interface Type Code								PC Card-ATA Interface	Extension Info
078h	22h	CISTPL_FUNCE								Function Extension tuple	Tuple Code
07Ah	03h									This tuple has 3 info bytes	Link Length
07Ch	02h	Disk Function Extension Tuple Type								Basic PCMCIA-ATA Extension tuple	Extension Tuple Type for Disk
07Eh	0Ch	R								R	R
		0								0	0

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
07Eh	0Ch	R 0	R 0	R 0	R 0	U 1	S 1	V 0		No Vpp, Silicon Drive with Unique Manufacturer/Serial Number combined string V=0:No Vpp Required V=1:Vpp on Modify Media V=2:Vpp on any operation V=3:Vpp continuous S:Silicon, else Rotating U:ID Drive Mfg/SN Unique	Basic ATA Option Parameters
080h	0Fh	R 0	I 0	E 0	N 0	P3 1	P2 1	P1 1	P0 1	All power down modes and power commands are not needed to minimize power. P0:Sleep Mode Supported P1:Standby Mode Supported P2:Idle Mode Supported P3:Drive Auto Power Control N:Some Config Excludes 3X7 E:Index Bit is Emulated I:Twin -IOis16 Data Reg Only	Extended ATA Option Parameters
082h	1Ah	CISTPL_CONF								Configuration Tuple	Tuple Code
084h	05h									Link Length is 5 bytes	Link to next tuple
086h	01h	RFS 00		RMS 00		RAS 01				Size of Reserved Field is 0 bytes, Size of Register Mask is 1 Byte, Size of Config Base Address is 2 bytes RFS:Bytes in Reserved Field RMS:Bytes in Reg Mask-1 RAS:Bytes in Base Addr-1	Size of fields byte (TPCC_SZ)
088h	07h	TPCC_LAST								Entry with Config Index of 07h is final entry in table	Last entry of configuration table
08Ah	00h	TPCC_RADR (lsb)								Configuration Registers are	Location of
08Ch	02h	TPCC_RADR (msb)								located at 200h in Reg Space.	Config Registers
08Eh	0Fh	R 0	R 0	R 0	R 0	S 1	P 1	C 1	I 1	First 4 Configuration Registers are present I:Configuration Index C:Configuration and Status P:Pin Replacement S:Socket and Copy R:Reserved for future use	TPCC_RMSK
090h	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code
092h	0Bh									Link to next tuple is 11 bytes. Also limits size of this tuple to 13 bytes.	Link to next tuple

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function	
094h	C0h	I 1	D 1	Configuration Index 0						<b>Memory Mapped I/O Configuration</b> Configuration Index for this entry is 0. Interface Byte follows this byte. Default Configuration, so is not dependent on previous Default Configuration. D:Default Configuration I:Interface Byte Follows	TPCE_INDX	
096h	C0h	W 1	R 1	P 0	B 0	Interface Type 0				Memory Only Interface(0), Bvd's and wProt not used, Ready/-Busy and Wait for memory cycles active. B:Battery Volt Detects Used P:Write Protect Used R:Ready/-Busy Used W:Wait Used for Memory Cycles	TPCE_IF	
098h	A1h	M 1	MS 1	IR 0	IO 0	T 0	P 1	Vcc only Power; No Timing, I/O, or IRQ; 2 Byte Mem Space Length; Misc Entry Present P:Power info type T:Timing info present IO:I/O port info present IR:Interrupt info present MS:Mem space info type M:Misc info byte(s) present			TPCE_FS	
09Ah	27h	R 0	DI 0	PI 1	AI 0	SI 0	HV 1	LV 1	NV 1	Nominal Voltage Follows NV:Nominal Voltage LV:Minimum Voltage HB:Maximum Voltage SI:Static Current AI:Average Current PI:Peak Current DI:Power Down Current	Power Parameters for Vcc	
09Ch	55h	X 0	Mantissa Ah = 5.0			Exponent 5h = 1V			Vcc Nominal is 5 Volts			Vcc Nominal Value
09Eh	4Dh	X 0	Mantissa 9h = 4.5			Exponent 5h = 1V			Vcc Nominal is 4.5 Volts			Vcc Minimum Value
0A0h	5Dh	X 0	Mantissa Bh = 5.5			Exponent 5h = 1V			Vcc Nominal is 5.5 Volts			Vcc Maximum Value
0A2h	75h	X 0	Mantissa Eh = 8.0			Exponent 5h = 10			Max Average Current over 10 msec is 80 mA			Max Average Current
0A4h	08h	Length in 256 bytes pages (lsb)								Length of Mem Space is 2 KB	TPCE_MS Length LSB	
0A6h	00h	Length in 256 bytes pages (msb)								Start at 0 on card	TPCE_MS Length MSB	

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function	
0A8h	21h	X	R	P	RO	A	T			Power-Down, and Twin Card. T:Twin Cards Allowed A:Audio Supported RO:Read Only Mode P:Power Down Supported R:Reserved X:More Misc Fields Bytes	TPCE_MI	
		0	0	1	0	0	1					
0AAh	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code	
0ACh	06h									Link to next tuple is 6 bytes. Also limits size of this tuple to 8 bytes.	Link to next tuple	
0AEh	00h	I	D	Configuration Index							Memory mapped I/O 3.3V configuration.	TPCE_INDX
		0	0	0								
0B0h	01h	M	MS	IR	IO	T	P			P:Power info type	TPCE_FS	
		0	0	0	0	0	1					
0B2h	21h	R	DI	PI	AI	SI	H	LV	NV	PI:Peak Current NV:Nominal Operation Supply Voltage	TPCE_PD	
		0	0	1	0	0	0	0	1			
0B4h	B5h	X	Mantissa			Exponent			Nominal Operation Supply Voltage = 3.0V			Nominal Operation Supply Voltage
		1	6h = 3.0			5h = 1						
0B6h	1Eh	X	1Eh								+ .30	Nominal Operation Supply Voltage Extension Byte
		0										
0B8h	4Dh	X	Mantissa			Exponent			Max Average Current over 10 msec is 45mA			Max Average Current
		0	9h = 4.5			5h = 10						
0BAh	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code	
0BCh	0Dh									Link to next tuple is 13 bytes. Also limits size of this tuple to 15 bytes.	Link to next tuple	
0BEh	C1h	I	D	Configuration Index							<b>I/O Mapped Contiguous 16 registers configuration</b> Configuration Index for this entry is 1. Interface Byte follows this byte. Default Configuration, so is not dependent on previous Default Configuration. D:Default Configuration I:Interface Byte Follows	TPCE_INDX
		1	1	1								
0C0h	41h	W	R	P	B	Interface Type				I/O Interface(1), Bvd's and wProt not used; Ready/-Busy active but Wait not used for memory cycles. B:Battery Volt Detects Used P:Write Protect Used R:Ready/-Busy Used W:Wait Used for Memory Cycles	TPCE_IF	
		0	1	0	0	1						

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function	
0C2h	99h	M 1	MS 0	IR 1	IO 1	T 0				P 1	Vcc Only Power Descriptors; No Timing; I/O and IRQ present; No Mem Space; Misc Entry Present P:Power info type T:Timing info present IO:I/O port info present IR:Interrupt info present MS:Mem space info type M:Misc info byte(s) present	
0C4h	27h	R 0	DI 0	PI 1	AI 0	SI 0	HV 1	LV 1	NV 1	Nominal Voltage Follows NV:Nominal Voltage LV:Minimum Voltage HB:Maximum Voltage SI:Static Current AI:Average Current PI:Peak Current DI:Power Down Current	Power Parameters for Vcc	
0C6h	55h	X 0	Mantissa Ah = 5.0			Exponent 5h = 1V			Vcc Nominal is 5Volts			Vcc Nominal Value
0C8h	4Dh	X 0	Mantissa 9h = 4.5			Exponent 5h = 1V			Vcc Nominal is 4.5 Volts			Vcc Minimum Value
0CAh	5Dh	X 0	Mantissa Bh = 5.5			Exponent 5h = 1V			Vcc Nominal is 5.5Volts			Vcc Maximum Value
0CCh	75h	X 0	Mantissa Eh = 8.0			Exponent 5h = 10			Max Average Current over 10 msec is 80 mA			Max Average Current
0CEh	64h	R 0	S 1	E 1	IO AddrLines 4				Supports both 8 and 16 bit I/O hosts. 4 Address lines and no range so 16 registers and host must do all selection decoding. IO AddrLines:#lines decoded E:Eight bit only hosts supported S:Sixteen bit hosts supported R:Range Follows			TPCE_IO
0D0h	F0h	S 1	P 1	L 1	M 1	V 0	B 0	I 0	N 0	IRQ Sharing Logic Active in Card Control and Status Register, Pulse and Level Mode Interrupts supported, Recommended IRQ's any of 0 through 15(F) S:Share Logic Active P:Pulse Mode IRQ Supported L:Level Mode IRQ Supported M:Bit Mask of IRQs Present V:Vendor Unique IRQ B:Bus Error IRQ I:IO Check IRQ N:Non-Maskable IRQ		TPCE_IR

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function	
0D2h	FFh	7 1	6 1	5 1	4 1	3 1	2 1	1 1	0 1	IRQ Levels to be routed 0 - 15 recommended.	TPCE_IR Mask Extension Byte 1	
0D4h	FFh	F 1	E 1	D 1	C 1	B 1	A 1	9 1	8 1	Recommended routing to any "normal, maskable" IRQ.	TPCE_IR Mask Extension Byte 2	
0D6h	21h	X 0	R 0	P 1	RO 0	A 0	T 1			Power-Down, and Twin Card. T:Twin Cards Allowed A:Audio Supported RO:Read Only Mode P:Power Down Supported R:Reserved X:More Misc Fields Bytes	TPCE_MI	
0D8h	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code	
0DAh	06h									Link to next tuple is 6 bytes. Also limits size of this tuple to 8 bytes.	Link to next tuple	
0DCh	01h	I 0	D 0	Configuration Index 1							I/O mapped contiguous 16 3.3V configuration	TPCE_INDx
0DEh	01h	M 0	MS 0	IR 0	IO 0	T 0	P 1			P:Power info type	TPCE_FS	
0E0h	21h	R 0	DI 0	PI 1	AI 0	SI 0	HV 0	LV 0	NV 1	PI:Peak Current NV:Nominal Operation Supply Voltage	Power Parameters for Vcc	
0E2h	B5h	X 1	Mantissa 6h = 3.0				Exponent 5h = 1				Nominal Operation Supply Voltage = 3.0V	Nominal Operation Supply Voltage
0E4h	1Eh	X 0	1Eh								+30	Nominal Operation Supply Voltage Extension Byte
0E6h	4Dh	X 0	Mantissa 9h = 4.5				Exponent 5h = 10				Max Average Current over 10 msec is 45 mA	Max Average Current
0E8h	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code	
0EAh	12h									Link to next tuple is 18 bytes. Also limits size of this tuple to 20 bytes.	Link to next tuple	
0ECh	C2h	I 1	D 1	Configuration Index 2							<b>AT Fixed Disk Primary I/O Address Configuration</b> Configuration Index for this entry is 2. Interface Byte follows this byte. Default Configuration	TPCE_INDx

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function	
0EEh	41h	W 0	R 1	P 0	B 0	Interface Type 1				I/O Interface(1), Bvd's and wProt not used; Ready/-Busy active but Wait not used for memory cycles. B:Battery Volt Detects Used P:Write Protect Used R:Ready/-Busy Used W:Wait Used for Memory Cycles	TPCE_IF	
0F0h	99h	M 1	MS 0	IR 1	IO 1	T 0	P 1				Vcc Only Power Description; No Timing; I/O and IRQ present; No Mem Space; Misc Entry present P:Power info type T:Timing info present IO:I/O port info present IR:Interrupt info present MS:Mem space info type M:Misc info byte(s) present	TPCE_FS
0F2h	27h	R 0	DI 0	PI 1	AI 0	SI 0	HV 1	LV 1	NV 1	Nominal Voltage Follows NV:Nominal Voltage LV:Minimum Voltage HB:Maximum Voltage SI:Static Current AI:Average Current PI:Peak Current DI:Power Down Current	Power Parameters for Vcc	
0F4h	55h	X 0	Mantissa Ah = 5.0			Exponent 5h = 1V				Vcc Nominal is 5Volts	Vcc Nominal Value	
0F6h	4Dh	X 0	Mantissa 9h = 4.5			Exponent 5h = 1V				Vcc Nominal is 4.5Volts	Vcc Minimum Value	
0F8h	5Dh	X 0	Mantissa Bh = 5.5			Exponent 5h = 1V				Vcc Nominal is 5.5Volts	Vcc Maximum Value	
0FAh	75h	X 0	Mantissa Eh = 8.0			Exponent 5h = 10				Max Average Current over 10 msec is 80 mA	Max Average Current	
0FCh	EAh	R 1	S 1	E 1	IO AddrLines Ah = 10				Supports both 8 and 16 bit I/O hosts. 10 Address lines with range so card will respond only to indicated (1F0-1F7, 3F6-3F7) on A9 through A0 for I/O cycles. IO AddrLines:#lines decoded E:Eight bit only hosts supported S:Sixteen bit hosts supported R:Range Follows	TPCE_IO		



Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function
0FEh	61h	LS 1		AS 2		N Ranges - 1 1				Number of Ranges is 2; Size of each address is 2 bytes; Size of each length is 1 byte. AS:Size of Addresses 0:No Address Present 1:1Byte (8 bit) Addresses 2:2Byte (16 bit) Addresses 3:4Byte (32 bit) Addresses LS:Size of length 0:No Lengths Present 1:1Byte (8 bit) Lengths 2:2Byte (16 bit) Lengths 3:4Byte (32 bit) Lengths	I/O Range Format Description
100h	F0h	1st I/O Base Address (lsb)								First I/O Range base is	
102h	01h	1st I/O Base Address (msb)								1F0h	
104h	07h	1st I/O Range Length - 1								8 bytes total ==> 1F0-1F7h	I/O Length - 1
106h	F6h	2nd I/O Base Address (lsb)								2nd I/O Range base is	
108h	03h	2nd I/O Base Address (msb)								3F6h	
10Ah	01h	2nd I/O Range Length - 1								2 bytes total ==> 3F6-3F7h	I/O Length - 1
10Ch	EEh	S	P	L	M	Recommend IRQ Level Eh = 14				IRQ Sharing Logic Active in Card Control and Status Register, Pulse and Level Mode Interrupts supported, Recommended IRQ's any of 0 through 15(F) S:Share Logic Active P:Pulse Mode IRQ Supported L:Level Mode IRQ Supported M:Bit Mask of IRQs Present M=0 so bits 3-0 are single level, binary encoded	TPCE_IR
10Eh	21h	X	R	P	RO	A	T			Power-Down, and Twin Card. T:Twin Cards Allowed A:Audio Supported RO:Read Only Mode P:Power Down Supported R:Reserved X:More Misc Fields Bytes	TPCE_MI
		0	0	1	0	0	1				
110h	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code
112h	06h									Link to next tuple is 6 bytes. Also limits size of this tuple to 8 bytes.	Link to next tuple
114h	02h	I	D	Configuration Index						AT Fixed Disk Primary I/O 3.3V configuration	TPCE_INDx
		0	0	2							

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function		
116h	01h	M 0	MS 0	IR 0	IO 0	T 0	P 1			P:Power info type	TPCE_FS		
118h	21h	R 0	DI 0	PI 1	AI 0	SI 0	HV 0	LV 0	NV 1	PI:Peak Current NV:Nominal Operation Supply Voltage	Power Parameters for Vcc		
11Ah	B5h	X 1	Mantissa 6h = 3.0			Exponent 5h = 1					Nominal Operation Supply Voltage = 3.0V	Nominal Operation Supply Voltage	
11Ch	1Eh	X 0	1Eh								+ .30	Nominal Operation Supply Voltage Extension Byte	
11Eh	4Dh	X 0	Mantissa 9h = 4.5			Exponent 5h = 10					Max Average Current over 10 msec is 45mA	Max Average Current	
120h	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code		
122h	12h									Link to next tuple is 18 bytes. Also limits size of this tuple to 20 bytes.	Link to next tuple		
124h	C3h	I 1	D 1	Configuration Index 3							<b>AT Fixed Disk Secondary I/O Address Configuration</b> Configuration Index for this entry is 3. Interface Byte follows this byte. Default Configuration	TPCE_INDx	
126h	41h	W 0	R 1	P 0	B 0	Interface Type 1				I/O Interface(1), Bvd's and wProt not used; Ready/-Busy active but Wait not used for memory cycles. B:Battery Volt Detects Used P:Write Protect Used R:Ready/-Busy Used W:Wait Used for Memory Cycles	TPCE_IF		
128h	99h	M 1	MS 0	IR 1	IO 1	T 0	P 1					Vcc Only Power Descriptors; No Timing; I/O and IRQ present; No Mem Space; Misc Entry Present. P:Power info type T:Timing info present IO:I/O port info present IR:Interrupt info present MS:Mem space info type M:Misc info byte(s) present	TPCE_FS
12Ah	27h	R 0	DI 0	PI 1	AI 0	SI 0	HV 1	LV 1	NV 1	Nominal Voltage Follows NV:Nominal Voltage LV:Minimum Voltage HB:Maximum Voltage SI:Static Current AI:Average Current PI:Peak Current DI:Power Down Current		Power Parameters for Vcc	
12Ch	55h	X 0	Mantissa Ah = 5.0			Exponent 5h = 1V					Vcc Nominal is 5Volts	Vcc Nominal Value	
12Eh	4Dh	X 0	Mantissa 9h = 4.5			Exponent 5h = 1V					Vcc Nominal is 4.5Volts	Vcc Minimum Value	

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function	
130h	5Dh	X 0		Mantissa Bh = 5.5			Exponent 5h = 1V			Vcc Nominal is 5.5Volts	Vcc Maximum Value	
132h	75h	X 0		Mantissa Eh = 1.0			Exponent 5h = 10			Max Average Current over 10 msec is 80 mA	Max Average Current	
134h	EAh	R 1	S 1	E 1	IO AddrLines Ah = 10					Supports both 8 and 16 bit I/O hosts. 10 Address lines with range so card will respond only to indicated (170- 177, 376-377) on A9 through A0 for I/O cycles. IO AddrLines:#lines decoded E:Eight bit only hosts supported S:Sixteen bit hosts supported R:Range Follows	TPCE_IO	
136h	61h	LS 1		AS 2		N Ranges-1 1					Number of Ranges is 2; Size of each address is 2 bytes; Size of each length is 1 byte. AS:Size of Addresses 0:No Address Present 1:1Byte (8 bit) Addresses 2:2Byte (16 bit) Addresses 3:4Byte (32 bit) Addresses LS:Size of length 0:No Lengths Present 1:1Byte (8 bit) Lengths 2:2Byte (16 bit) Lengths 3:4Byte (32 bit) Lengths	I/O Range Format Description
138h	70h	1st I/O Base Address (lsb)					First I/O Range base is					
13Ah	01h	1st I/O Base Address (msb)					170h					
13Ch	07h	1st I/O Range Length - 1					8 bytes total ==> 170-177h					I/O Length - 1
13Eh	76h	2nd I/O Base Address (lsb)					2nd I/O Range base is					
140h	03h	2nd I/O Base Address (msb)					376h					
142h	01h	2nd I/O Range Length - 1					2 bytes total ==> 376-377h					I/O Length - 1
144h	EEh	S 1	P 1	L 1	M 0	Recommend IRQ Level Eh = 14				IRQ Sharing Logic Active in Card Control and Status Register, Pulse and Level Mode Interrupts supported, Recommended IRQ's any of 0 through 15(F) S:Share Logic Active P:Pulse Mode IRQ Supported L:Level Mode IRQ Supported M:Bit Mask of IRQs Present M=0 so bits 3-0 are single level, binary encoded	TPCE_IR	

Attribute Offset	Data	7	6	5	4	3	2	1	0	Description of Contents	CIS Function	
146h	21h	X	R	P	RO	A	T			Power-Down, and Twin Card. T:Twin Cards Allowed A:Audio Supported RO:Read Only Mode P:Power Down Supported R:Reserved X:More Misc Fields Bytes	TPCE_MI	
		0	0	1	0	0	1					
148h	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code	
14Ah	06h									Link to next tuple is 6 bytes. Also limits size of this tuple to 8 bytes.	Link to next tuple	
14Ch	03h	I	D	Configuration Index							AT Fixed Disk Secondary I/O 3.3V configuration	TPCE_INDX
		0	0	3								
14Eh	01h	M	MS	IR	IO	T	P			P:Power info type	TPCE_FS	
		0	0	0	0	0	1					
150h	21h	R	DI	PI	AI	SI	HV	LV	NV	PI:Peak Current NV:Nominal Operation Supply Voltage	Power Parameters for Vcc	
		0	0	1	0	0	0	0	1			
152h	B5h	X	Mantissa				Exponent			Nominal Operation Supply Voltage = 3.0V	Nominal Operation Supply Voltage	
		1	6h = 3.0				5h = 1					
154h	1Eh	X	1Eh				+.30			Nominal Operation Supply Voltage Extension Byte		
		0										
156h	4Dh	X	Mantissa				Exponent			Max Average Current over 10 msec is 45mA	Max Average Current	
		0	9h = 4.5				5h = 10					
158h	1Bh	CISTPL_CE								Configuration Entry Tuple	Tuple Code	
15Ah	04h									Link to next tuple is 4 bytes.	Link to next tuple	
15Ch	07h	I	D	Configuration Index							AT Fixed Disk Secondary I/O 3.3V configuration	TPCE_INDX
		0	0	7								
15Eh	00h	M	MS	IR	IO	T	P			P:Power info type	TPCE_FS	
		0	0	0	0	0	0					
160h	028h									SanDisk Code	Reserved	
162h	0D3h									SanDisk Code	Reserved	
164h	014h	CISTPL_NO_LINK								Prevent Scan of Common Memory	Tuple Code	
166h	000h	No Bytes Following								Link Length is 0 Bytes	Link to next tuple	
168h	0FFh	End of Tuple Chain								End of CIS	Tuple Code	



---

## A.1. CompactFlash Memory Card

Model SDCFBX-YY-201-80

Model SDCFBX-YY-202-80 is available in capacities without multiword DMA turned on.

Two types of device labeling are available: <model no.>-00 designates a part labeled in its entirety, and <model no.>-01 designates a part that does not have a front label.

Where: X:	I	Extended temperature
	(blank)	Commercial temperature
YY:	16	16.05 MB
	32	32.11 MB
	64	64.22 MB
	128	128.45 MB
	256	256.90 MB
	384	384.49 MB
	512	512.48 MB
	1024	1024.9 MB

---

## A.2. Type II PC Card

Model SDP3BX-YY-201-80

Two types of device labeling are available: <model no.>-00 designates a part labeled in its entirety, and <model no.>-01 designates a part that does not have a front label.

Where: X:	I	Extended temperature
	(blank)	Commercial temperature
YY:	16	16.05 MB
	32	32.1 MB
	64	64.2 MB
	128	128.4 MB
	256	256.9 MB
	384	384.5 MB
	512	512.5 MB
	1024	1024.9 MB
	2048	2048.9 MB
	4096	4097.8 MB

---

## A.3. IDE FlashDrive

Model SD25B-YY-201-80

Where: X:	I	Extended temperature
	(blank)	Commercial temperature
YY:	32	32.1 MB
	64	64.2 MB
	128	128.4 MB
	256	256.9 MB
	512	512.5 MB
	1024	1024.9 MB
	2048	2048.9 MB
	4096	4097.8 MB

---

## A.4. SanDisk Readers™

SanDisk Readers transfer data from flash cards to a computer. Simply drag and drop files from the flash card to your hard drive and back. SanDisk offers a variety of USB Readers for various types of Flash Memory.

---

For more information or to order, call 408-542-0595.

---

## A.5. CompactFlash Memory Card Evaluation Kit

The CompactFlash Memory Card Evaluation Kit (Model SDCFEV-01) permits designers to quickly and easily evaluate the CompactFlash Card.

The CompactFlash Memory Card Evaluation Kit (Model SDCFEV-01) includes the following items:

- Hardware
  - Evaluation adapter board
  - CompactFlash Memory Card
  - CF Adapter
  - Card extender
  - Adapter board
  - 50 position surface mount header with co-planar tails
  - 50 position straddle mount header for CF Adapter
- Software
  - PC Card Driver and Utilities 3.5-inch diskette
- Documentation
  - Read Me First flyer
  - CompactFlash Evaluation Kit User's Guide
  - Applications Note: Differences between PC Card ATA and CF

### Model SDCFEV-01

---

## A.6. SanDisk FlashDisk Evaluation Kit

The SanDisk SDP3B FlashDisk Series is a solid-state mass storage system that is fully compatible with the PCMCIA ATA protocol for mass storage on a memory card. SanDisk SDP3B FlashDisks support both PCMCIA Rev. 2.1 and PCMCIA Rev. 1.0 standards.

The FlashDisk Evaluation Kit (Model SDPEV-1) permits designers to quickly and easily evaluate the SanDisk SDP3B FlashDisk solid-state mass storage card using a desktop PC.

The SDP3B FlashDisk Evaluation Kit (Model SDPEV-1) includes the following items:

### Hardware

- Evaluation adapter board
- FlashDisk, one unit
- Card extender
- IDE-AB7 adapter board

### Software

- FlashDisk Driver and Utilities diskette

### Documentation

- Read Me First flyer
- FlashDisk Evaluation Kit User's Guide

- 
- *Pre-Erase Command Application Note*

**Model SDPEV-1**



---

---

## **Appendix B. Technical Support Services**

---

### **B.1. Direct SanDisk Technical Support**

Call SanDisk Applications Engineering at 408-542-0405 for technical support.

---

### **B.2. SanDisk Worldwide Web Site**

Internet users can obtain technical support and product information along with SanDisk news and much more from the SanDisk Worldwide Web Site, 24 hours a day, seven days a week. The SanDisk Worldwide Web Site is frequently updated. Visit this site often to obtain the most up-to-date information on SanDisk products and applications. The SanDisk Web Site URL is <http://www.sandisk.com>.



## Appendix C. SanDisk Worldwide Sales Offices

### SanDisk Corporate Headquarters

140 Caspian Court  
Sunnyvale, CA 94089  
Tel: 408-542-0500  
Fax: 408-542-0503  
<http://www.sandisk.com>

### U.S. Industrial/OEM Sales Offices

#### Northwest USA

2241 Fremont Dr., Suite B  
Havasu City, AZ 86406  
Tel: 928-505-4258  
Fax: 928-505-4259

#### Southwest USA and Mexico

140 Caspian Court  
Sunnyvale, CA 94089  
Tel: 408-542-0730  
Fax: 408-542-0410

#### North Central USA and South America

134 Cherry Creek Circle, Suite 150  
Winter Springs, FL 32708  
Tel: 407-366-6490  
Fax: 407-366-5495

#### Northeastern USA and Canada

620 Herndon Pkwy. Suite 200  
Herndon, VA 22070  
Tel: 703-481-9828  
Fax: 703-437-9215

### International Industrial/OEM Sales Offices

#### Europe

SanDisk GmbH  
Karlsruher Str. 2C  
D-30519 Hannover, Germany  
Tel: 49-511-875-9131  
Fax: 49-511-875-9187

#### Northern Europe

Videroegatan 3 B  
S-16440 Kista, Sweden  
Tel: 46-08-75084-63  
Fax: 46-08-75084-26

#### Central and Southern Europe

Rudolf-Diesel-Str. 3  
40822 Mettmann, Germany  
Tel: 49-210-495-3433  
Fax: 49-210-495-3434

#### Japan

8F Nisso Bldg. 15  
2-17-19 Shin-Yokohama,  
Kohoku-ku  
Yokohama 222-0033,  
Japan  
Tel: 81-45-474-0181  
Fax: 81-45-474-0371

#### Asia/Pacific Rim

Suite 3402, Tower I, Lippo Center  
89 Queensway  
Admiralty, Hong Kong  
Tel: 852-2712-0501  
Fax: 852-2712-9385

To order SanDisk products directly from SanDisk, call 408-542-0595.



## **Appendix D. Limited Warranty**

### **I. WARRANTY STATEMENT**

SanDisk warrants its Industrial Grade products only to be free of any defects in materials or workmanship that would prevent them from functioning properly for seven years from the date of purchase. This express warranty is extended by SanDisk Corporation to its customers.

### **II. GENERAL PROVISIONS**

This warranty sets forth the full extent of SanDisk's responsibilities regarding the SanDisk Industrial Grade CompactFlash, PC Card, and FlashDrive. In satisfaction of its obligations hereunder, SanDisk, at its sole option, will either repair, replace or refund the purchase price of the product.

NOTWITHSTANDING ANYTHING ELSE IN THIS LIMITED WARRANTY OR OTHERWISE, THE EXPRESS WARRANTIES AND OBLIGATIONS OF SELLER AS SET FORTH IN THIS LIMITED WARRANTY, ARE IN LIEU OF, AND BUYER EXPRESSLY WAIVES ALL OTHER OBLIGATIONS, GUARANTIES AND WARRANTIES OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION, ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR INFRINGEMENT, TOGETHER WITH ANY LIABILITY OF SELLER UNDER ANY CONTRACT, NEGLIGENCE, STRICT LIABILITY OR OTHER LEGAL OR EQUITABLE THEORY FOR LOSS OF USE, REVENUE, OR PROFIT OR OTHER INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION PHYSICAL INJURY OR DEATH, PROPERTY DAMAGE, LOST DATA, OR COSTS OF PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES. IN NO EVENT SHALL THE SELLER BE LIABLE FOR DAMAGES IN EXCESS OF THE PURCHASE PRICE OF THE PRODUCT, ARISING OUT OF THE USE OR INABILITY TO USE SUCH PRODUCT, TO THE FULL EXTENT SUCH MAY BE DISCLAIMED BY LAW.

SanDisk's products are not warranted to operate without failure.

### **III. WHAT THIS WARRANTY COVERS**

For products found to be defective within seven years of purchase, SanDisk will have the option of repairing or replacing the defective product, if the following conditions are met:

- A. The defective product is returned to SanDisk for failure analysis as soon as possible after the failure occurs.
- B. An incident card filled out by the user, explaining the conditions of usage and the nature of the failure, accompanies each returned defective product.
- C. No evidence is found of abuse or operation of products not in accordance with the published specifications, or of exceeding storage or maximum ratings or operating conditions.

All failing products returned to SanDisk under the provisions of this limited warranty shall be tested to the product's functional and performance specifications. Upon confirmation of failure, each product will be analyzed, by whatever means necessary, to determine the root cause of failure. If the root cause of failure is found to be not covered by the above provisions, then the product will be returned to the customer with a report indicating why the failure was not covered under the warranty.

This warranty does not cover defects, malfunctions, performance failures or damages to the unit resulting from use in other than its normal and customary manner, misuse, accident or neglect; or improper alterations or repairs.

SanDisk reserves the right to repair or replace, at its discretion, any product returned by its customers, even if such product is not covered under warranty, but is under no obligation to do so.

---

---

SanDisk may, at its discretion, ship repaired or rebuilt products identified in the same way as new products, provided such cards meet or exceed the same published specifications as new products. Concurrently, SanDisk also reserves the right to market any products, whether new, repaired, or rebuilt, under different specifications and product designations if such products do not meet the original product's specifications.

#### **IV. RECEIVING WARRANTY SERVICE**

According to SanDisk's warranty procedure, defective product should be returned only with prior authorization from SanDisk Corporation. Please contact SanDisk's Customer Service department at 408-542-0595 with the following information: product model number and description, nature of defect, conditions of use, proof of purchase and purchase date. If approved, SanDisk will issue a Return Material Authorization or Product Repair Authorization number. Ship the defective product to:

SanDisk Corporation  
Attn: RMA Returns  
(Reference RMA or PRA #)  
140 Caspian Court  
Sunnyvale, CA 94089

#### **V. STATE LAW RIGHTS**

SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR CONSEQUENTIAL DAMAGES, OR LIMITATION ON HOW LONG AN IMPLIED WARRANTY LASTS, SO THE ABOVE LIMITATIONS OR EXCLUSIONS MAY NOT APPLY TO YOU. This warranty gives you specific rights and you may also have other rights that vary from state to state.



## **Appendix E. Disclaimer of Liability**

### **San Disk Corporation Policy**

SanDisk Corporation general policy does not recommend the use of its products in life support applications wherein a failure or malfunction of the product may directly threaten life or injury. Accordingly, in any use of products in life support systems or other applications where failure could cause damage, injury or loss of life, the products should only be incorporated in systems designed with appropriate redundancy, fault tolerant or back-up features.

SanDisk shall not be liable for any loss, injury or damage caused by use of the Products in any of the following applications:

- Special applications such as military related equipment, nuclear reactor control, and aerospace
- Control devices for automotive vehicles, train, ship and traffic equipment
- Safety system for disaster prevention and crime prevention
- Medical related equipment including medical measurement device