

AgFo

Ver 1.0

RAMAN RESEARCH INSTITUTE BANGALORE 560080 INDIA

* ERNI ZD and FRC connectors


Certain number of LV only, GC, Clock compatible (CC), SM cur LV compatible signals from different FPGA banks are available in the FRC and ERNI connectors. The table-1 below categorically lists this distribution.

J#	#LV	#CC	CC-SM	SM	#GC	Bank#s
14	5	1	2	4	-	13
15	5	-	-	7	-	13,11
16	12	-	-	-	-	11,15
17	6	4	-	-	-	15
18	8	4	-	-	-	17
19	8	-	-	4	-	17,4

- TABLE-1**
- note:**
- J# corresponds to the connector number in the AgFo ver1.0 schematics.
 - FRC J14,18 and 19 signals are also available in ERNI J35
 - FRC J15,16 and 17 - do - in ERNI J36
 - All GC,CC,SM also work as LV.
 - (avoid J14..19, to get best speed performance through ERNI J35,36)
 - J35 gets 40 pairs, J36 gets only 35 pairs from FPGA
 - Use FRC path for slow rates (tested upto 31+MHz, may work to 60+)
 - One of the FRC J17 gets only 10 pairs
 - FRC path was used for the X2 DAS interface.
 - It can be noticed that, in the AgFo Ver1.0, pcb tracks connecting J35, J36 with FPGA runs touching the pads of J14 to J19 and further optimization possible.

12-LEDs

- Twelve LEDs arranged in the form of a Circular layout. These are for displaying any diagnostic signals from the FPGA (for eg. LED-1,2... can blink to show channel-1,2... activities and so on). The LED layout is arranged in a way that the LED number can be easily comprehended from its position in the CLOCK Face like layout.
- These LEDs are connected/powered from the BANK-2. The 3.3V supply for this bank comes from LDO U14.
- If an output pin goes high an LED will light-up.
- It is a good practice to drive the LEDs with very low drive strength from the FPGA to avoid unnecessary ground bounces.
- FPGA Pins used are: LED-1 to 12 are pins W16, Y16, AA14, AA13, AA17, Y17, AA18, Y18 respectively.



EXTERNAL CLOCKS

- SMA J4 allows LVTTTL/VCMOS3.3V clocks to be fed to the AgFo from an external source. This clock will reach FPGA at Pin AF12,AE12 of BANK-18 after being converted to LVDS in the U12 BUFFER chip
- SMA J10 and J34 allows LVDS clocks to be fed to the FPGA from an external source. This differential signal reach the FPGA at pins AB7, AB6 of BANK-18



XTAL OSC

- A CRYSTAL Oscillator of 125.0000 MHz Provides the basic clock reference required for the 2.5Gbps MGT operation and 1.25Gbps for the Gigabit Ethernet.
- The Jumper J23 allows 3.3VOLT as well as 2.5VOLT Crystal oscillators to be used

EXTERNAL CLOCKS









FIBER INTERFACE

- Four FINISAR make SFF are used (F1, F2, F3, F4)
- Part Number: FTRJ1421SMCL (Jamil/Mark Leach)
- Two of the four SFFs (F1,F2) connects to MGT_112, MGT_113 to MGT114 and the fourth (F4) connects to MGT_116. The receiver of the third SFF (F3) is routed through a SCAN (a flexible) switch to facilitate driving the Clock/Timing signals that enters the SFF F3 to an external device/clock-system through SMA pairs J5,J6.
- Although all SFFs can drive up to 2.67Gbps bidirectional. The F3 SFF reception can't exceed 1.5Gbps, since the SCAN switch is rated upto 1.5Gbps rate.
- No DC blocking capacitors are required as they are built in to the SFF device.
- Uses 1310 nm laser transmitter
 - transmission 1270 nm. to a max. of 1360 nm. (-20dB spectral width: 1nm.)
 - reception 1270nm to 1600 nm.
- Average receiver sensitivity at 2.67Gb/s -18 dBm.
- Pout: -5 to 0 dBm
- Can drive 9/125um SMF to 20Km/30Km
- Analog Diagnostic Functions
- <700mW power dissipation
- Compatible with Gigabit Ethernet
- Transmitter and Receivers are powered from independent LDOs
- A 3.3V supply for the transmitter Tvcc is derived from the LDO TPS74401/TPS74201 (U9).
- A 3.3V supply for the receiver Rvcc is derived from another LDO TPS74201 (U8).

SWITCH

- A flexible SWITCH SCAN90CP02 (U11) is used to route the third SFF (F3) receiver outputs
- The SCAN takes in two pairs of differential inputs i) from the third SFF (F3, pins 9, 8) receiver outputs and the ii) FPGA LV output "fcko" pair (FPGA pins D11, C11) and switch these inputs to an SMA pairs (J5, J6) and to the MGT_114 MGT RX0 (FPGA pins T1, R1).
- The various switch options can be controlled by hardwiring a Jumper available at J31, located close to the RJ connector J3.
- The SCAN also supports pre-emphasis and is controlled by setting the Jumper J30. This feature will be useful if the clock/timing signals to go a long way out through the SMAs (J5, J6).



** RJ45 connectors

Details about LV, CC, and GCs available in each of the RJ connectors, i.e., J1 to 3 and corresponding FPGA banks used are listed below in TABLE-2:

J#	#LV	#CC	#GC	Bank#s
1	2	-	2	3,16
2-port1	2	1	1	16,3
2-port2	2	1	1	16,3
2-port3	2	1	1	16,3
2-port4	3	-	1	16,3
3-port1	3	-	1	18,4
3-port2	2	1	1	18,4
3-port3	2	1	1	18,4
3-port4	3	-	1	18,4

CONFIG DONE LED

- This LED (D1) comes ON, when the FPGA gets booted.
- This LED is located in the component side just above the J20 SLAVE_SERIAL jumper/and beside the USB interface port area.

USB CARD Interface

- Design provided by Joseph
- USB card connects to J8 and J9 of ver 1.0 AgFo PCB only through an adaptor/jumper board. This is required to circumvent a J8/J9 placement error in the AgFo ver 1.0 board.
- The USB board takes power provided through J8.
- BANK-1 connects to this port for USB based I/O (3.3V LVTTTL)
- BANK-0 Slave-serial signals connects with this port through J8
- The 3.3V power for this section comes from LDO U14.

SLAVE SERIAL

- This port, J20 is located beside the USB interface (near J8, and J9 and is shorted between them). The signals appear on a 100mil pitch berg sticks.
- J20 can be used to monitor the configuration signals as well to configure the FPGA if needed from an alternate host.
- Slave serial signals are from BANK-0
- It is a 3.3V LVTTTL interface and the power comes from LDO U14

Mode control is on J11.

- These pins are pulled high in the PCB, Leaving these jumpers open enables the SLAVE SERIAL for the USB card based configuration.
- The JTAG mode is always available irrespective of the jumper setting.
- JTAG interface is provided in two parallel set of connectors J22 and J22B
- Since the signals of J22 and J22B are shorted in PCB, NEVER use BOTH (J22,22B) simultaneously.
- J22 is a 7x2, 2mm pitch connector and the connections are compatible to work with XILINX high speed parallel Cable IV with model no. 'DLC7 or equivalent using the xilinx provided 7x2 FRC ribbon cable interface.
- J22B is a 100mil pitch, berg stick based connector and is meant to connect to any of the lower version but 3.3V compatible JTAG interfaces.
- 4.7K Pullup resistor is provided for the J20
- JTAG and MODE signals are from BANK-0 of the FPGA, which is powered on 3.3V from LDO U14.

Temperature Monitor

- The FPGAs temperature sensing pins DXP,DXN are connected to U13, a temperature sensor TMP401, a burr-brown product now available through Texas. This chip can be configured to switch a FAN ON or raise an alarm through J7 (located on the conventional solder side of the board beneath the USB card area) upon high temperature. It can communicate to a remote host through J13 (located beside the USB card interface, J9). This circuitry is provided as a fail-safe arrangement, since it can operate irrespective of a specific code in FPGA.

J21

- provides access to VP, VN pins of the FPGA, for external voltage measurement. This Jumper is located beneath the General Purpose Berg-Stick Pins J12.

Few OTHER FEATURES

- LEDs indicator for FINISAR received Power detection LED to indicate the +5V Power entry (D9)
- Reverse connected Diode D22 is protects from reversed power polarity.
- LEDs to indicator for VCCO from U5 (D5), VCCAUX of U6 (D6), VCCR of U8 (D7), VCCT of U9 (d8), and VCCO_3.3 of U14 (D24) regulators.
- Impedance control achieved:
- Best to normal: MGT traces, Clocks traces, RJ45 traces, ERNI traces
- BANK-12 is completely unused. Bits toggling in Bank-12 can affect critical MGT's operation. When MGT 116 and 118 are to be used avoid using RJ25 of J2,3 (ie Bank -16,18). See Table shown here.

Table 10-5: Aggressive I/O Banks

GTP_DUAL	FF665
MGT112	12
MGT114	12
MGT116	12,16
MGT118	12,18

3.3V I/O, MGT and SFF supplies,

VCCO_3.3V AVCCPLL AVTTX AVTRXC AVCC VCCR VCCT 3.3V 1.2V 1.2V 1.2V 1.0V 3.3V 3.3V

External +5V
VCCO_2.5
U5, PTH05050W

POWER Supply LDOs



The Supply output from each of these regulators can be conveniently monitored in a Power MONITORING-PAD-SET provided at the solder side of the AgFo board (FINISAR mount side) it can be located between SMA pairs J51,52 and J49, J50.

FPGA core and I/O Supplies

1.0V 2.5V 2.5V

POWER ENTRY

+5V Power enters the AgFo Board from backplane through ERNI POWER TAPS J37A and J37B. Each contact is rated for 8Amps. J39A,B,C,D and J38A,B are alternate power entry points and are of use during bench testing.



J37A,B J39A,B,C,D

SHIELDED

Shield ground runs along the side of the boards and near the metal cover of RJ, FINISAR parts. These shielded grounds connects to the board ground through a resistor. (R23, R24,R25,R91A,B,C,D typically 1-Mohms)

kamini@rri.res.in
prabu@rri.res.in

DESIGN: JUL-SEP 2007
This compilation: 15-February-2008/tp

SOURCE:USB_PRABU-T//AgFoDocuments/LAYOUT_Plan_detailed/AgFo_overall_block_diagram-V0.sdr

