

```
1 /*****
2 *
3 *      Include File Name:      fio.h
4 *
5 *      Description:      Include file for FEP IO Library
6 *
7 *      Author:      Ann Davis
8 *
9 *      Configuration #: 36-53223.0101
10 *
11 *
12 * $Log: fio.h,v $
13 * Revision 1.12 1995/06/22 18:37:46 amd
14 * Unit tested and updated for release to rev 01
15 *
16 * Revision 1.11 1995/05/05 21:16:47 amd
17 * Changes updated for release to Rev. A review
18 *
19 * Revision 1.10 1995/04/14 18:12:35 amd
20 * Files passed unit testing
21 *
22 * Revision 1.9 1995/02/17 22:25:33 amd
23 * Updates to fio.c and fio.h resulting from unit testing.
24 * Currently files are compatible with running on the decstation
25 * the will have to be modified to run on the target.
26 * fep.h redefined constants representing hardware addresses.
27 *
28 * Revision 1.8 1995/02/10 18:47:12 amd
29 * Log current updates. fio.c compiles and is currently being unit tested.
30 * Most changes are a result of errors encountered during testing
31 *
32 * Revision 1.7 1995/02/01 15:34:38 amd
33 * fio.c has been modified with the current function definitions.
34 * The file now compiles and is compatible with fio.h and fep.h
35 *
36 * Revision 1.6 1995/01/27 22:04:36 amd
37 * Update with current changes due to code review
38 * **Notice** fio.c may still have compile problems
39 *
40 * Revision 1.5 1995/01/24 13:53:20 amd
41 * NOTE: This version of fio.c won't compile.
42 * Checkpoint naming changes.
43 *
44 * Revision 1.4 1995/01/23 19:32:23 amd
45 * Log current changes resulting from review process.
46 *
47 * Revision 1.3 1995/01/06 22:02:02 amd
48 * current revision for design/review
49 *
50 * Revision 1.2 1995/01/04 21:43:04 amd
51 * Log the current version before unit testing
52 *
53 * Revision 1.1.1.1 1994/12/19 19:18:41 amd
54 * Initial cut at the Front End Processors IO library.
55 *
56 * Revision 1.2 1994/12/19 19:07:14 amd
57 * save changes with inlines, compiles as is
58 *
59 * Revision 1.1 1994/12/09 20:38:41 amd
60 * Initial revision
61 *
62 *****/
63 #ifndef fio_h
64 #define fio_h
```

```
65 /* define TRUE and FALSE if not already defined
66 */
67 #ifndef TRUE
68 #define TRUE (1) /* define TRUE */
69 #define FALSE (0) /* define FALSE */
70 #endif
71 /* Constants
72 */
73 #define BIAS_PPLANE_ADDR (0x00000000) /* address of Bias Parity Plane */
74 #define TPLANE_ADDR (0x00000000) /* address of T-Plane */
75 #define OVERCLOCK_ADDR (0x00000000) /* address of overclock buffer */
76 #define CMD_MBOX_START (&cmbox) /* address of command mailbox */
77 #define CMD_MBOX_SIZE (128) /* size of command mailbox */
78 #define CMD_TYPE_DIAG (0) /* Highest value of diagnostic commands */
79 #define CMD_EXECUTE_MEM (-1) /* call the function indicated */
80 #define CMD_READ_ICACHE (-2) /* read data from I-cache */
81 #define CMD_READ_MEM (-3) /* read data from memory */
82 #define CMD_WRITE_ICACHE (-4) /* write data to I-cache */
83 #define CMD_WRITE_MEM (-5) /* write data to memory */
84 #define CMD_LAST_CMD (-5) /* last valid diagnostic command */
85 #ifdef HARDWARE
86 #define CSI_REG_ADDR (0xbf400000) /* address of mongoose CSI register */
87 #else
88 #define CSI_REG_ADDR (&csireg)
89 #endif
90 #define HARDWARE_REGS_ACTL1 (&hregs1) /* hardware registers */
91 #define HARDWARE_REGS_ACTL2 (&hregs2) /* hardware registers */
92 #define DCACHE_START (0x80000000) /* start of D-cache */
93 #define DCACHE_END (0x8007ffff) /* end of D-cache */
94 #define ICACHE_START (0x80080000) /* start address of I-cache */
95 #define ICACHE_END (0x800effff) /* end address for I-cache */
96 #define DMAMASK (0x0c000000) /* mask for DMA type in config register */
97 #define ICACHEADDR_MASK (0x0ffffc) /* Mask of I-cache addresses */
98 #define ICACHEADDR_R (0x80000000) /* bit set for I-cache read */
99 #define ICACHEADDR_W (0x40000000) /* bit set for I-cache write */
100 #define INTERRUPT_VAL (0x1) /* bit set for BEP interrupt */
101 #define MAX_ARGS (20) /* max num args for CMD_EXECUTE_MEM */
102 #define MEM_SIZE (500)
103 #define MEM_START ((unsigned *)gmem) /* start of general memory */
104 #define MEM_END ((unsigned *) (gmem + MEM_SIZE)) /* end of general memory */
105 #define REQUEST_MBOX_START (&rmbox) /* address of request mailbox */
106 #define REQUEST_MBOX_SIZE (128) /* size of request mailbox */
107 #define WATCHDOG_TIMER_RESET 0xffffffff /* reset value for watchdog timer */
108 #define XCAUSE_DMADONE (0x00002000) /* DMA done mask for cause register */
109 #define XCAUSE_DMAFAILED (0x00000080) /* DMA failed mask for cause register */
110 #define XCAUSE_REG_ADDR ((unsigned *) (0xbfc00004)) /* (unsigned *)&causereg */
111 #define RINGBUFSTART ((RINGBUF *)&ringbuf) /* start of ring buffer */
112 #define RINGBUFEND ((unsigned *)&ringbuf->data[1000]) /* end of ring buffer */
r */
```

```

113 #define RINGBUFSIZE      (1000) /* size of ring buffer */

114 /* Enumerated types and typedefs
115 */

116 typedef int bool;

117 typedef struct s_hardware_reg1
118 {
119     unsigned ctrlReg;          /* control register */
120     union {
121         unsigned pulseReg;    /* pulse register (W/O) */
122         unsigned statusReg;   /* status register (R/O) */
123     } ps;
124     unsigned tXings;          /* T-plane crossings (R/O) */
125     unsigned imRowIndex;     /* image row index (R/O) */
126     unsigned threshold[4];   /* thresholds for nodes A-D */
127     unsigned offsetReg[4];   /* offsets for nodes A-D */
128     unsigned imStartRow;     /* image Starting Row */
129     unsigned ccdStartRow;    /* CCD Starting Row */
130     unsigned ccdRowCnt;     /* number of CCD rows */
131     unsigned spare;         /* spare */
132 } HW_REGS1;

133 typedef struct s_hardware_reg2
134 {
135     unsigned *biasParityPlane; /* address of parity plane */
136     unsigned *tPlane;         /* address of T-plane */
137     unsigned *overclock;     /* address of overclock buffer */
138     unsigned watchdog;       /* watchdog timer */
139     unsigned expCtr;         /* exposure counter */
140     unsigned expTimestamp;    /* exposure time stamp */
141     unsigned bepFepCmd;      /* bep to fep command register */
142     unsigned fepBepMbox;     /* fep to bep control register */
143 } HW_REGS2;

144 typedef struct s_csi_reg
145 {
146     unsigned intr_mask;      /* interrupt mask */
147     unsigned xcause;         /* xcause register */
148     unsigned config;        /* config register */
149     unsigned dmaOrigin;     /* dma source address */
150     unsigned dmaDest;       /* dma destination address */
151     unsigned dmaBlockSize;  /* dma transfer size */
152     unsigned t1Count;
153     unsigned t2Count;
154     unsigned spare;
155     unsigned uartCmd;
156     unsigned uartData;
157     unsigned icacheAddr;    /* icache address register */
158     unsigned icacheData;    /* icache data register */
159 } HW_CSI_REG;

160
161
162 /* structure to define the ringbuffer */
163 typedef struct s_ringbuf
164 {
165     unsigned readIndex;     /* read location */
166     unsigned writeIndex;    /* write location */
167     unsigned data[RINGBUFSIZE]; /* ringbuffer */
168 } RINGBUF;

169 /* enum to define the state of the ring buffer */
170 typedef enum
171 {
172     RB_FULL,                /* Ring buffer full */
173     RB_EMPTY,              /* Ring buffer empty */
174     RB_NOT_FULL,          /* Ring buffer not full */
175     RB_ERROR               /* Ring buffer error */
176 } RINGBUFstatus;

177 /* mailbox flags */
178 typedef enum
179 {
180     MBOX_NO_MESSAGE,       /* no new messages pending */
181     MBOX_NEW_MESSAGE,     /* new message pending */
182     MBOX_REPLY_RDY       /* reply to message ready */
183 } MBOXstate;

184 /* definitions of command */
185 typedef struct s_command
186 {
187     int type;              /* type of command */
188     unsigned len;         /* number of args + type */
189     unsigned args[CMD_MBOX_SIZE]; /* data in command */
190 } COMMAND;

191 /* definition of request */
192 typedef struct
193 {
194     int type;              /* type of request */
195     unsigned len;         /* number of args + type */
196     unsigned args[REQUEST_MBOX_SIZE - 5]; /* data in request */
197 } REQUEST;

198 /* command mailbox */
199 typedef struct s_cmd_mbox
200 {
201     MBOXstate state;      /* state of mailbox */
202     COMMAND cmd;         /* contents of mailbox */
203 } CMD_MBOX;

204 /* request mailbox */
205 typedef struct
206 {
207     MBOXstate state;      /* state of mailbox */
208     REQUEST req;         /* contents of mailbox */
209 } REQ_MBOX;

210
211 /* the type of DMA transfers */
212 typedef enum
213 {
214     NO_DMA = (0 << 26), /* DMA inactive */
215     DCACHE_TO_MEM = (0x1 << 26), /* transfer from Dcache to memory */
216     MEM_TO_DCACHE = (0x2 << 26), /* transfer from memory to Dcache */
217     MEM_TO_MEM = (0x3 << 26) /* transfer from memory to memory */
218 } TransferType;

219 /*
220 * external variable

```

```

221 */
222 extern volatile bool DmaDoneStatus; /* indicates state of last DMA transfer
*/
223 extern CMD_MBOX cmbox;
224 extern REQ_MBOX rmbox;
225 extern HW_REGS1 *HwRegs1;
226 extern HW_REGS2 *HwRegs2;
227 extern HW_REGS1 hregs1;
228 extern HW_REGS2 hregs2;
229 extern HW_CSI_REG csireg;
230 extern RINGBUF ringbuf;
231 extern unsigned gmem[];

232 /* function prototypes
233 */
234 void FIOappendData(unsigned* ptr, unsigned wordcnt);
235 static bool FIOdmaDone();
236 void FIOgetExpInfo(unsigned *expnum, unsigned *timestamp);
237 void FIOinit();
238 void FIOreadReply(REQUEST *reply);
239 void FIOsendRequest(REQUEST request);
240 static void FIOtouchWatchdog();
241 void FIOwriteCmdReply(COMMAND *cmdreply);
242 void fioClearBitCtrlReg(unsigned mask);
243 void fioDisableInt();
244 void fioEnableInt();
245 void fioGetCmd(COMMAND* cptr);
246 unsigned fioGetStatusReg();
247 static bool fioPollMBox(MBOXstate *mbox, MBOXstate msg);

248 /* function prototypes
249 */
250 void FIOappendData(unsigned* ptr, unsigned wordcnt);
251 static bool FIOdmaDone();
252 void FIOgetExpInfo(unsigned *expnum, unsigned *timestamp);
253 void FIOinit();
254 void FIOreadReply(REQUEST *reply);
255 void FIOsendRequest(REQUEST request);
256 static void FIOtouchWatchdog();
257 void FIOwriteCmdReply(COMMAND *cmdreply);
258 void fioClearBitCtrlReg(unsigned mask);
259 void fioDisableInt();
260 void fioEnableInt();
261 void fioGetCmd(COMMAND* cptr);
262 unsigned fioGetStatusReg();
263 static bool fioPollMBox(MBOXstate *mbox, MBOXstate msg);
264 RINGBUFstatus fioRbStatus(unsigned *available);
265 void fioReadMem(const unsigned* src, unsigned* dest, unsigned wordcnt);
266 void fioSetBitCtrlReg(unsigned mask);
267 void fioWriteMem(const unsigned* src, unsigned* dest, unsigned wordcnt);
268 void fioWritePulseReg(unsigned mask);

269 #ifdef HARDWARE_TEST
270 void FIOdmaTransfer(const unsigned* src, volatile unsigned* dest,
271 unsigned wordcnt);
272 void fioReadIcache(const unsigned* src, unsigned* dest, unsigned wordcnt);
273 void fioWriteIcache(const unsigned* src, unsigned* dest, unsigned wordcnt);
274 #endif
275 bool FIOgetNextCmd(COMMAND *cmd);

276 /*
277 * inline functions
278 */
279 inline static bool FIOdmaDone()
280 {
281 return(DmaDoneStatus);
282 }
283 }

284 inline static void FIOtouchWatchdog()
285 {
286
287 HwRegs2->watchdog = WATCHDOG_TIMER_RESET;
288
289 }
290 inline static bool fioPollMBox(MBOXstate *mbox, MBOXstate msg)
291 {
292
293 return ((*mbox == msg) ? TRUE : FALSE);
294 }
295 }
296 #endif

```