
DATA INPUT Connectors (RJ45) for 8T/32T
J2
J3
RJ45_4PORT
CHASSIS_GND
CLK, INIT
J1
CONN SOCKET 4x2
U10J
BANK 16
U10L
BANK 18
V5LXT50-FF665
External. single-ended CLK
External. differential CLK
FIBER Interface
FTRJ1421SMCL
ROCKET I/O
U10M
MGT_112
U10N
MGT_114
Power Regulators
AVCCPLL
U2 AVTTX
U3 AVTRX
AVCC RXC
U4 AVCC
U5 VCCO
U6 VCCAUX
U7 VCCINT
U8 VCCR
U9 VCCT
Power Entry
FPGA Power pins
U10R
U10Q
U10S
VCC
U10D
GC BANK 3
U10E
GC BANK 4
U10A
BANK 0
U13
TMP401
Remote TEMP MON
FAN Control
SCAN90CP02-LZP28
CROSS SWITCH
CLK
JTAG
SLAVE
MODE
Signals to SHEET-2
AgFo 8/32T
Design Create Time = 16:58:37
Design Create Date = Tuesday, July 10, 2007
Name = AgFo_8T
OrgAddr1 = RAMAN RESEARCH INSTITUTE
Design Name = G:\MWA_AGFO\AGFO_8T\AGFO_8T.DSN
Schematic Name = SCHEMATIC1
Schematic Modify Time = 16:13:22
Schematic Modify Date = Friday, July 11, 2008


Signals to/from SHEET-1
DIN
PROG
CCLK
mgtck3_n
mgtck3_p
LV63_P
LV63_N
LV65_P
LV65_N
LV69_P
LV69_N
LV67_P
LV67_N
LV76_P
LV76_N
LV77_P
LV77_N
LV78_P
LV78_N
LV73_P
LV73_N
LV74_P
LV74_N
LV75_P
LV75_N
U10C
BANK 2
V5LXT50-FF665
J12
GP LINES
HEADER 10
U10B
BANK 1
USB Card (Joseph's) Interface
J8
J9
header7X2
U10O
MGT_116
V5LXT50-FF665
F4
FTRJ1421SMCL
header4
header3
U10H
BANK 13
SM
U10K
BANK 17
U10I
BANK 15
U10F
BANK 11
J14
J19
J18
J16
J17
HEADER 12X2
Additional Power Entry
U14
TPS74201
3.3V
VCCO_3.3V
J39C
J39D
ERNIPRESS
J37A
J37B
ERNI-POWER TAP
J38A
J38B
REF - GND
U10P
MGT_118
signals to the BACK-PLANE through 40pair-ERNI/ZD x 2-connectors
J35A
J35B
J35C
J36A
J36B
J36C
Erni ZD-40pairs
U10G
BANK 12
LOOP-BACK
Title
<Title>
Size
C
Document Number
<Doc>
Rev
<RevCode>
Date:
Friday, July 11, 2008
Sheet
1
of
1