

REVISIONS					
Rev No.	ECO No.	Description	Checked	Approved	Date
1	A	30-032	AE2 Initial Release		12-06-02

2

NOTES :


1. This schematic sheet is for documentation purposes only. It can serve as a central point of reference for this board. See the file WhatsInAName.txt in the bp project directory for John Doty's description of netlist generation. This design consists of two parts:

- a) Connector pinout lists, and
- b) the schematic sheets filters.1 and filters.2

2. The backplane design is the same for EM1 and EM2. Schematic revs are 1.0. Netlist and Partlist text files are designated as rev A

3

NAME	DATE
Drawn: FJLAROSA	12-03-02
Checked:	
Approved:	
Released:	



MIT CENTER FOR SPACE RESEARCH


ASTROE-2  
XIS BACKPLANE

Sheet filename: backplane.1

Size	Code Identification No.	Drawing No.	Rev.
B		30-05001.01	A



Scale: \_\_\_\_\_ Sheet: 1 of 10

Power Filters



MIT Center for Space Research		CCD Laboratory	
ORIG: John Doty 2/8/96		DRAWING: XIS AE2 Backplane	
CHK: Edited FJL 11/16/96	SIZE: B	SCALE: N/A	SHEET: 2 REV=A

# 18V Regulator



MIT		CCD Laboratory	
Center for Space Research			
ORIG: John Doty 2/8/96		DRAWING: XIS AE2 Backplane	
CHK: Edited FJL 11/16/96	SIZE B	SCALE N/A	SHEET 3 REV=A

A



B

C

D

J 10 TCE 0

J 17 TCE 1



TCE BACKPLANE CONNECTORS 0 & 1

MIT Center for Space Research		CCD Laboratory	
ORIG: FJLAROSA 12-03-02	DRAWING: XIS AE2 Backplane		
CHK:	SIZE B	SCALE N/A	SHEET 4 REV = A

A

B

C



D

J11

CONTROLLER 0

J16

CONTROLLER 1



CONTROLLER BACKPLANE CONNECTORS 0 & 1



MIT Center for Space Research		CCD Laboratory	
		ORIG: FJLAROSA 12-03-02	DRAWING: XIS AE2 Backplane
CHK:	SIZE B	SCALE N/A	SHEET 5 REV = A

J 1 2

VIDEO 0

J 1 5

VIDEO 1



VIDEO BACKPLANE CONNECTORS 0 & 1

MIT  
Center for Space Research  
ORIG: FJLAROSA 12-03-02  
CHK:

CCD Laboratory  
DRAWING: XIS AE2 Backplane  
SIZE B SCALE N/A SHEET 6 REV = A

A

B

C



D

J 1 3

DRIVER 0

J 1 4


DRIVER 1




DRIVER BACKPLANE CONNECTORS 0 & 1

MIT		CCD Laboratory	
Center for Space Research			
ORIG: FJLAROSA 12-03-02		DRAWING: XIS AE2 Backplane	
CHK:	SIZE B	SCALE N/A	SHEET 7 REV = A


PSU (D37)



PPU 0 (D25)



PPU 1 (D25)




PSU CONNECTOR and  
PPU CONNECTORS 0 & 1

MIT		CCD Laboratory	
Center for Space Research			
ORIG: FJLAROSA 12-03-02		DRAWING: XIS AE2 Backplane	
CHK:	SIZE B	SCALE N/A	SHEET 8 REV=A




TEC 0 (D15)




J7

MPU 0 (D9)




J3

IGOFFSET 0 (D9)




J18

TEC 1 (D15)




J8

MPU 1 (D9)



J4

IGOFFSET 1 (D9)




J19

TEC CONNECTORS 0 & 1  
 MPU CONNECTORS 0 & 1  
 IGOFFSET CONNECTORS 0 & 1


MIT  
 Center for Space Research  
 ORIG: FJLAROSA 12-03-02  
 CHK:

DRAWING: XIS AE2 Backplane  
 SIZE B SCALE N/A SHEET 9 REV = A

CCD 0



CCD 1



CCD CONNECTORS 0 & 1  
(TO POSITRONICS CONNECTORS)

MIT		CCD Laboratory	
Center for Space Research			
ORIG: FJLAROSA 12-03-02		DRAWING: XIS AE2 Backplane	
CHK:	SIZE B	SCALE N/A	SHEET 10 REV = A

